

## MSM6544

### 84-DOT LCD DRIVER

#### GENERAL DESCRIPTION


The MSM6544 is a dual, 42-segment duplex driver which can drive LCD panel up to a maximum of 84 segments.

The LCD module can be compactly fabricated using a 56-pin QFP. An internal RC oscillator is provided for ease of use.


#### FEATURES

- Power supply voltage ( $V_{DD}$ ): 3 to 6V
- LCD driving voltage : 3 to  $V_{DD}$
- Operating temperature : -40 to +85°C
- Applicable LCD panel : 1/2 duty 84 (MAX) segments
- Data transmitting clock : 4 MHz (MAX)
- Package : 56-Pin Plastic QFP (QFP56-P-910-K)  
: 56-Pin V Plastic QFP (QFP56-P-910-VK)

#### FUNCTIONAL BLOCK DIAGRAM



**PIN CONFIGURATION**



1	SEG <sub>29</sub>	15	OSC-IN	29	SEG <sub>2</sub>	43	SEG <sub>16</sub>
2	SEG <sub>30</sub>	16	OSC-C	30	SEG <sub>3</sub>	44	SEG <sub>17</sub>
3	SEG <sub>31</sub>	17	OSC-R	31	SEG <sub>4</sub>	45	SEG <sub>18</sub>
4	SEG <sub>32</sub>	18	LOAD	32	SEG <sub>5</sub>	46	SEG <sub>19</sub>
5	SEG <sub>33</sub>	19	DATA	33	SEG <sub>6</sub>	47	SEG <sub>20</sub>
6	SEG <sub>34</sub>	20	CLOCK	34	SEG <sub>7</sub>	48	SEG <sub>21</sub>
7	SEG <sub>35</sub>	21	V <sub>DD1</sub>	35	SEG <sub>8</sub>	49	V <sub>DD2</sub>
8	SEG <sub>36</sub>	22	BLANK	36	SEG <sub>9</sub>	50	SEG <sub>22</sub>
9	SEG <sub>37</sub>	23	GND	37	SEG <sub>10</sub>	51	SEG <sub>23</sub>
10	SEG <sub>38</sub>	24	V <sub>LCL</sub>	38	SEG <sub>11</sub>	52	SEG <sub>24</sub>
11	SEG <sub>39</sub>	25	COM-A	39	SEG <sub>12</sub>	53	SEG <sub>25</sub>
12	SEG <sub>40</sub>	26	V <sub>LCM</sub>	40	SEG <sub>13</sub>	54	SEG <sub>26</sub>
13	SEG <sub>41</sub>	27	COM-B	41	SEG <sub>14</sub>	55	SEG <sub>27</sub>
14	SEG <sub>42</sub>	28	SEG <sub>1</sub>	42	SEG <sub>15</sub>	56	SEG <sub>28</sub>

**ELECTRICAL CHARACTERISTICS**

• **Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	$V_{DD}$	$T_a = 25^\circ\text{C}$	-0.3 to +6.5	V
Input Voltage	$V_I$	$T_a = 25^\circ\text{C}$	GND-0.3 to $V_{DD} + 0.3$	V
Storage Temperature	$T_{stg}$	————	-55 to +150	$^\circ\text{C}$

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


• **Operating Range**

Parameter	Symbol	Condition	Rating	Unit
Supply Voltage	$V_{DD}$	————	3 to 6	V
Operating Temperature	$T_{OP}$	————	-40 to +85	$^\circ\text{C}$
LCD Driving Circuit	$V_{DD} - V_{LCL}$	————	3 to $V_{DD}$	V

• **Recommendable Operating Conditions (OSC Circuit)**

Parameter	Symbol	Corresponding Pin	Condition	Min.	Typ.	Max.	Unit
Resistor for Oscillation	$R_0$	OSC-R		10	-	68	$\text{k}\Omega$
Capacitor for Oscillation	$C_0$	OSC-C	Film condenser	0.001	-	0.047	$\mu\text{F}$
Resistor for Current Restriction	$R_1$	OSC-IN	————	33	-	220	$\text{k}\Omega$
Common Signal Frequency	$f_{COM}$	COM-A COM-B	————	25	-	250	Hz

• **External Component Hookup for RC Oscillator**



- DC Characteristics

(V<sub>DD</sub> = 5.0V Ta = -40 to +85°C)


Parameter	Symbol	Corresponding Pin	Condition	Min.	Typ.	Max.	Unit
High Input Voltage	V <sub>IH</sub>	BLANK LOAD DATA CLOCK	————	3.6	-	-	V
Low Input Voltage	V <sub>IL</sub>		————	-	-	1.0	V
Input Leakage Current	I <sub>LI</sub>		OSC-IN	V <sub>I</sub> = 5.0V/0V	-	-	±1
High Output Voltage	V <sub>OH</sub>	OSC-R OSC-C	I <sub>O</sub> = -200μA	4.5	-	-	V
		All segment outputs	V <sub>LCM</sub> = 2.5V V <sub>LCL</sub> = 0V I <sub>O</sub> = -30μA	4.8	-	-	V
		COM-A COM-B	V <sub>LCM</sub> = 2.5V V <sub>LCL</sub> = 0V I <sub>O</sub> = -150μA	4.8	-	-	V
'M' Output Voltage	V <sub>OM</sub>	COM-A COM-B	V <sub>LCM</sub> = 2.5V V <sub>LCL</sub> = 0V I <sub>O</sub> = ±150μA	2.3	-	2.7	V
Low Output Voltage	V <sub>OL</sub>	OSC-R OSC-C	I <sub>O</sub> = -200μA	-	-	0.5	V
		All segment outputs	V <sub>LCM</sub> = 2.5V V <sub>LCL</sub> = 0V I <sub>O</sub> = 30μA	-	-	0.2	V
		COM-A COM-B	V <sub>LCM</sub> = 2.5V V <sub>LCL</sub> = 0V I <sub>O</sub> = 150μA	-	-	0.2	V
Segment Output Impedance	R <sub>SEG</sub>	All segment outputs	V <sub>LCM</sub> = (5+V <sub>LCL</sub> )/2 V <sub>LCL</sub> = 0 to 2V	-	-	10	kΩ
Common Output Impedance	R <sub>COM</sub>	COM-A COM-B	V <sub>LCM</sub> = (5+V <sub>LCL</sub> )/2 V <sub>LCL</sub> = 0 to 2V	-	-	1.5	kΩ
Static Consumption Current	I <sub>DD1</sub>	V <sub>DD</sub>	Fix all inputs to "H" or "L"	-	-	100	μA
Dynamic Consumption Current	I <sub>DD2</sub>		At no load, oscillation R <sub>o</sub> = 47kΩ C <sub>o</sub> = 0.0047μF R <sub>1</sub> = 150kΩ	-	0.22	0.5	mA

• **Switching Characteristics**

( $V_{DD} = 3.0$  to  $6.0V$ ,  $T_a = -40$  to  $+85^{\circ}C$ )

Parameter	Symbol	Corresponding Pin	Condition	Min.	Max.	Unit
Maximum Clock Pulse Frequency	$f_{\phi MAX}$	CLOCK	-	4	-	MHz
Clock Pulse Width, High	$t_{\phi H}$		-	100	-	nS
Clock Pulse Width, Low	$t_{\phi L}$		-	100	-	nS
Data Set-up Time	$t_{D-\phi}$	DATA	-	80	-	nS
Data Holding Time	$t_{\phi-D}$	CLOCK	-	40	-	nS
Load Pulse Width	$t_L$	LOAD	-	100	-	nS
Clock-load Timing	$t_{\phi-L}$	CLOCK LOAD	-	100	-	nS
OSC-IN Maximum Input Frequency	$f_{OSC MAX}$	OSC-IN	-	20	-	kHz

**INPUT TIMING DIAGRAM**



## PIN DESCRIPTION

- **OSC-IN, OSC-C, OSC-R**

The RC oscillator circuit for 3-terminal type can be fabricated. In this case, since the OSC-IN terminal operates at the high impedance state, it is susceptible to noise.

- **DATA-IN**

This is the display data input terminal, H equals segment on and L equals segment off.

- **CLOCK**

Data is input on the rising edge of this clock.

- **LOAD**

This is the signal for latching the shift register data. When this pin is set at a high level, the shift register data is transmitted to LATCH <A> or LATCH <B>.

- **SEG1 ~ SEG42**

These pins drive the LCD segments.

- **COM-A, COM-B**

These pins drive the LCD common.

- **V<sub>DD2</sub>**

This is connected to the V<sub>DD1</sub> terminal internally.

- **V<sub>LCM</sub>**

This is the center bias terminal of the LCD, apply the middle voltage of V<sub>DD</sub> and V<sub>LCL</sub>.

- **V<sub>LCL</sub>**

This is the power supply terminal of LCD driver. The contrast of the LCD can be adjusted by changing this terminal voltage, but do not set this terminal to the voltage to less than the Ground level.

## DATA INPUT DESCRIPTION

The data input consists of 3-timing units as follows.

- i) SEG-DATA unit (42-bit)
- ii) SEL bit unit (1-bit)
- iii) LOAD unit

A total 43 bits of 42-bit segment data and 1-bit select bit are taken in the 43-bit shift register at the rising edge of the clock.

The segment data corresponds to "L" segment off and "H" segment on. Input the segment data from SEG42 to SEG1 in order.

The select bit following the segment data is a bit to specify the transmitting end of the segment data. The selection is performed as follows.

"L" : LATCH <A> Corresponding to COM-A

"H" : LATCH <B> Corresponding to COM-B


The data from the shift register to LATCH <A> or LATCH <B> is transmitted by "H" level of LOAD signal.

The indication corresponding to the latch for the transmitting end is also changed at the same time with the transmission.





### OUTPUT WAVEFORM



APPLICATION CIRCUIT

