


RoHS Compliant Product
A suffix of "-C" specifies halogen free

DESCRIPTION

The SSD25N10 is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent $R_{DS(on)}$ and gate charge for most of the synchronous buck converter applications.

TO-252(D-Pack)



FEATURES


- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

MARKING



PACKAGE INFORMATION

Package	MPQ	Leader Size
TO-252	2.5K	13 inch



ABSOLUTE MAXIMUM RATINGS ($T_A=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Rating	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current @ $V_{GS}=10\text{V}$ ¹	I_D	25	A
		16	A
Pulsed Drain Current ²	I_{DM}	45	A
Total Power Dissipation ⁴	P_D	52	W
Single Pulse Avalanche Energy ³	E_{AS}	26.6	mJ
Single Pulse Avalanche Current	I_{AS}	20	A
Operating Junction and Storage Temperature Range	T_J, T_{STG}	-55~150	°C
Thermal Resistance Rating			
Maximum Thermal Resistance Junction-Ambient ¹	$R_{\theta JA}$	110	°C / W
Maximum Thermal Resistance Junction-Case ¹	$R_{\theta JC}$	2.4	°C / W

ELECTRICAL CHARACTERISTICS ($T_J=25^\circ\text{C}$ unless otherwise specified)

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test Conditions
Static						
Drain-Source Breakdown Voltage	BV_{DSS}	100	-	-	V	$V_{GS}=0$, $I_D=250\mu\text{A}$
Gate-Threshold Voltage	$V_{GS(\text{th})}$	1	1.7	2.5	V	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$
Gate-Source Leakage Current	I_{GSS}	-	-	± 100	nA	$V_{GS} = \pm 20\text{V}$
Drain-Source Leakage Current	I_{DSS}	-	-	1	μA	$V_{DS}=80\text{V}$, $V_{GS}=0$
		-	-	100		$V_{DS}=80\text{V}$, $V_{GS}=0$
Static Drain-Source On-Resistance ²	$R_{DS(\text{ON})}$	-	43	48	$\text{m}\Omega$	$V_{GS}=10\text{V}$, $I_D=25\text{A}$
		-	45	50		$V_{GS}=4.5\text{V}$, $I_D=15\text{A}$
Total Gate Charge	Q_g	-	60	-	nC	$I_D=20\text{A}$ $V_{DS}=80\text{V}$ $V_{GS}=10\text{V}$
Gate-Source Charge	Q_{gs}	-	9.7	-		
Gate-Drain ("Miller") Charge	Q_{gd}	-	11.8	-		
Turn-on Delay Time ²	$T_{d(\text{on})}$	-	10.4	-	nS	$V_{DD}=50\text{V}$ $I_D=20\text{A}$ $V_{GS}=10\text{V}$ $R_G=3.3\Omega$
Rise Time	T_r	-	46	-		
Turn-off Delay Time	$T_{d(\text{off})}$	-	54	-		
Fall Time	T_f	-	10	-		
Input Capacitance	C_{iss}	-	3848	-	pF	$V_{GS}=0$ $V_{DS}=15\text{V}$ $f=1.0\text{MHz}$
Output Capacitance	C_{oss}	-	137	-		
Reverse Transfer Capacitance	C_{rss}	-	82	-		
Gate Resistance	R_g	-	1.6	-		
Guaranteed Avalanche Characteristics						
Single Pulse Avalanche Energy ⁵	EAS	6	-	-	mJ	$V_{DD}=25\text{V}$, $L=0.1\text{mH}$, $I_{AS}=10\text{A}$
Source-Drain Diode						
Diode Forward Voltage ²	V_{SD}	-	-	1.2	V	$I_S=1\text{A}$, $V_{GS}=0$, $T_J=25^\circ\text{C}$
Continuous Source Current ^{1,6}	I_S	-	-	25	A	$V_D=V_G=0$, Force Current
Pulsed Source Current ^{2,6}	I_{SM}	-	-	45	A	
Reverse Recovery Time	T_{rr}	-	30	-	nS	$I_F=20\text{A}$, $dI/dt=100\text{A}/\mu\text{s}$, $T_J=25^\circ\text{C}$
Reverse Recovery Charge	Q_{rr}	-	37	-	nC	

Notes:

1. The data tested by surface mounted on a 1 inch² FR-4 board with 2oz copper.
2. The data tested by pulsed, pulse width $\leq 300\mu\text{s}$, duty cycle $\leq 2\%$
3. The EAS data shows Max. rating. The test condition is $V_{DD}=25\text{V}$, $V_{GS}=10\text{V}$, $L=0.1\text{mH}$, $I_{AS}=20\text{A}$
4. The power dissipation is limited by 150°C , junction temperature
5. The Min. value is 100% EAS tested guarantee.
6. The data is theoretically the same as I_D and I_{DM} , in real applications, should be limited by total power dissipation.

CHARACTERISTIC CURVES




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. Gate-Source




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized $V_{GS(th)}$ vs. T_J




Fig.6 Normalized $R_{DS(on)}$ vs. T_J

CHARACTERISTIC CURVES




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Wave