





- ▼ Simple Drive Requirement
- ▼ SO-8 Compatible with Heatsink
- ▼ Low On-resistance
- ▼ RoHS Compliant & Halogen-Free



BV_{DSS}	30V
$R_{DS(ON)}$	1.2mΩ
I_D	235A



PMPAK® 5x6

Description

AP1A003 series are from Advanced Power innovative design and silicon process technology to achieve the lowest possible on-resistance and fast switching performance. It provides the designer with an extreme efficient device for use in a wide range of power applications.

The PMPAK® 5x6 package is special for DC-DC converters application and the foot print is compatible with SO-8 with backside heat sink and lower profile.

Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{DS}	Drain-Source Voltage	30	V
V_{GS}	Gate-Source Voltage	+20	V
$I_D @ T_C=25^\circ C$	Drain Current (Chip), $V_{GS} @ 10V^4$	235	A
$I_D @ T_A=25^\circ C$	Drain Current, $V_{GS} @ 10V^3$	52	A
$I_D @ T_A=70^\circ C$	Drain Current, $V_{GS} @ 10V^3$	41	A
I_{DM}	Pulsed Drain Current ¹	300	A
$P_D @ T_C=25^\circ C$	Total Power Dissipation	104	W
$P_D @ T_A=25^\circ C$	Total Power Dissipation	5	W
T_{STG}	Storage Temperature Range	-55 to 150	°C
T_J	Operating Junction Temperature Range	-55 to 150	°C

Thermal Data

Symbol	Parameter	Value	Unit
R_{thj-c}	Maximum Thermal Resistance, Junction-case	1.2	°C/W
R_{thj-a}	Maximum Thermal Resistance, Junction-ambient ³	25	°C/W



Electrical Characteristics@ $T_j=25^\circ\text{C}$ (unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30	-	-	V
$R_{\text{DS(ON)}}$	Static Drain-Source On-Resistance ²	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=25\text{A}$	-	-	1.2	$\text{m}\Omega$
		$V_{\text{GS}}=5\text{V}, I_{\text{D}}=25\text{A}$	-	-	2.2	$\text{m}\Omega$
$V_{\text{GS(th)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1	-	3	V
g_{fs}	Forward Transconductance	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=25\text{A}$	-	75	-	S
I_{DSS}	Drain-Source Leakage Current	$V_{\text{DS}}=24\text{V}, V_{\text{GS}}=0\text{V}$	-	-	10	μA
I_{GSS}	Gate-Source Leakage	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	± 100	nA
Q_{g}	Total Gate Charge	$I_{\text{D}}=25\text{A}$	-	70	112	nC
Q_{gs}	Gate-Source Charge	$V_{\text{DS}}=15\text{V}$	-	30	-	nC
Q_{gd}	Gate-Drain ("Miller") Charge		-	30	-	nC
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DS}}=15\text{V}$	-	25	-	ns
t_{r}	Rise Time	$I_{\text{D}}=1\text{A}$	-	15	-	ns
$t_{\text{d(off)}}$	Turn-off Delay Time	$R_{\text{G}}=3.3\Omega$	-	100	-	ns
t_{f}	Fall Time	$V_{\text{GS}}=10\text{V}$	-	60	-	ns
C_{iss}	Input Capacitance	$V_{\text{GS}}=0\text{V}$	-	9800	15680	pF
C_{oss}	Output Capacitance	$V_{\text{DS}}=15\text{V}$	-	1070	-	pF
C_{rss}	Reverse Transfer Capacitance	$f=1.0\text{MHz}$	-	710	-	pF
R_{g}	Gate Resistance	$f=1.0\text{MHz}$	-	1.1	2.2	Ω

Source-Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Units
V_{SD}	Forward On Voltage ²	$I_{\text{S}}=20\text{A}, V_{\text{GS}}=0\text{V}$	-	-	1.2	V
t_{rr}	Reverse Recovery Time	$I_{\text{S}}=10\text{A}, V_{\text{GS}}=0\text{V},$ $dI/dt=100\text{A}/\mu\text{s}$	-	40	-	ns
Q_{rr}	Reverse Recovery Charge		-	35	-	nC

Notes:







- 1.Pulse width limited by Max. junction temperature.
- 2.Pulse test
- 3.Surface mounted on 1 in² copper pad of FR4 board, $t \leq 10\text{sec}$, $60^\circ\text{C}/\text{W}$ at steady state.
- 4.Package limitation current is 60A .

THIS PRODUCT IS SENSITIVE TO ELECTROSTATIC DISCHARGE, PLEASE HANDLE WITH CAUTION.

USE OF THIS PRODUCT AS A CRITICAL COMPONENT IN LIFE SUPPORT OR OTHER SIMILAR SYSTEMS IS NOT AUTHORIZED.

APEC DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

APEC RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN.






Fig 7. Gate Charge Characteristics




Fig 8. Typical Capacitance Characteristics




Fig 9. Maximum Safe Operating Area




Fig 10. Effective Transient Thermal Impedance




Fig 11. Drain Current v.s. Case Temperature




Fig 12. Gate Charge Waveform