



Integrated Device Technology, Inc.

# 8K x 8 4K x 8 CMOS FourPort™ RAM MODULE

**PRELIMINARY**  
**IDT7MB1041**  
**IDT7MB1042**

### FEATURES:

- High-density 64K/32K-bit CMOS FourPort RAM Modules
- 8K x 8 (IDT7MB1041) or 4K x 8 (IDT7MB1042) option
- Fast access times
  - maximum: 35, 40, 45, 55, 65, 80, 100ns
- Fully asynchronous operation from any four ports: P1, P2, P3, P4
- Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the other 3 ports
- Battery backup operation - 2V data retention (low power version only)
- Surface mounted fine pitch (25 mil) PQFP (Plastic Quad FlatPack) components on a FR-4 120-pin QIP (Quad In-line Package) substrate
- TTL compatible I/Os
- Single 5V (± 10%) power supply
- Multiple ground pins provide maximum noise immunity
- Input/outputs directly TTL compatible

### DESCRIPTION:

The IDT7MB1041/1042 are 64/32K-bit high-speed CMOS FourPort RAM modules constructed on a multi-layer FR-4 substrate using 4 IDT7052 (2K x 8) FourPort RAMs or a depopulated version with 2 IDT7052 FourPort RAMs. The IDT7MB1041/1042 modules are designed to be used as stand-alone 64K/32K-bit fourport RAM. Using the IDT FourPort Module in such system applications as multiprocessor or real time data acquisition result in dramatically increased system performance by providing four independent ports with separate control, address, and I/O pins that permit independent and asynchronous access for reads or writes to any location in memory. Upper and lower byte module signals for each port provide the system additional memory control capability.

The IDT7MB1041/1042 modules are packaged in a 120-pin FR-4 QIP (Quad In-line Package) and have maximum access times of 35ns over the commercial temperature range.

### PIN NAMES (1, 2)

|              |                                  |
|--------------|----------------------------------|
| P1-4A0 - 12  | Ports 1-4, Address Inputs        |
| P1-4I/O0 - 7 | Port 1-4, Data Inputs/Outputs    |
| R/W P1       | Read/Write - Port 1              |
| R/W P2       | Read/Write - Port 2              |
| R/W P3       | Read/Write - Port 3              |
| R/W P4       | Read/Write - Port 4              |
| CS P1        | Chip Select - Port 1             |
| CS P2        | Chip Select - Port 2             |
| CS P3        | Chip Select - Port 3             |
| CS P4        | Chip Select - Port 4             |
| OE P1        | Output Enable - Port 1           |
| OE P2        | Output Enable - Port 2           |
| OE P3        | Output Enable - Port 3           |
| OE P4        | Output Enable - Port 4           |
| BUSY P1      | Port Busy Write Disable - Port 1 |
| BUSY P2      | Port Busy Write Disable - Port 2 |
| BUSY P3      | Port Busy Write Disable - Port 3 |
| BUSY P4      | Port Busy Write Disable - Port 4 |
| Vcc          | Power                            |
| GND          | Ground                           |

2802 tbl 01

CEMOS and FourPort are trademarks of Integrated Device Technology, Inc.

### PIN CONFIGURATION

**Note:** Pin configurations for these modules are currently not available, please consult the factory.

#### Notes:

1. For valid read operation, no other part may write to the same address location at the same time.
2. For the IDT7MB1042 (4K x 8) version, P1A12, P2A12, P3A12, P4A12 must be connected to GND for proper operation of the module.

### COMMERCIAL TEMPERATURE RANGE

SEPTEMBER 1990


©1990 Integrated Device Technology, Inc.

8.10-1

D8C-70671-

1

FUNCTIONAL BLOCK DIAGRAM



2802 drw 01

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

| Symbol | Rating                               | Commercial    | Military      | Unit |
|--------|--------------------------------------|---------------|---------------|------|
| VTERM  | Terminal Voltage with Respect to GND | -0.5 to ± 7.0 | -0.5 to ± 7.0 | V    |
| TA     | Operating Temperature                | 0 to +70      | -55 to + 125  | °C   |
| TBIAS  | Temperature Under Bias               | -55 to + 125  | -65 to + 135  | °C   |
| TSTG   | Storage Temperature                  | -55 to +125   | -65 to +150   | °C   |
| IOUT   | DC Output Current                    | 50            | 50            | mA   |

**NOTE:**  
1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

| Grade      | Ambient Temperature | GND | Vcc       |
|------------|---------------------|-----|-----------|
| Commercial | 0°C to + 70°C       | 0V  | 5.0V± 10% |

2802 tbl 03

**RECOMMENDED DC OPERATING CONDITIONS**

| Symbol          | Parameter          | Min.                | Typ. | Max. | Unit |
|-----------------|--------------------|---------------------|------|------|------|
| Vcc             | Supply Voltage     | 4.5                 | 5.0  | 5.5  | V    |
| GND             | Supply Voltage     | 0                   | 0    | 0    | V    |
| V <sub>IH</sub> | Input High Voltage | 2.2                 | —    | 6.0  | V    |
| V <sub>IL</sub> | Input Low Voltage  | -0.5 <sup>(1)</sup> | —    | 0.8  | V    |

**NOTE:**  
1. V<sub>IL</sub> (min.) = -3.0V for pulse width less than 20ns.

**DC ELECTRICAL CHARACTERISTICS**

(Vcc=5.0V ± 10%, TA = 0°C to +70°C)

| Symbol          | Parameter              | Test Conditions   | Min. | Max. | Unit |
|-----------------|------------------------|---|------|------|------|
| I <sub>LI</sub> | Input Leakage Current  | Vcc = 5.5V, V <sub>IN</sub> = 0V to Vcc                 | —    | 40   | µA   |
| I <sub>LO</sub> | Output Leakage Current | $\overline{CS} = V_{IH}$ , V <sub>OUT</sub> = 0V to Vcc | —    | 40   | µA   |
| V <sub>OL</sub> | Output Low Voltage     | I <sub>OL</sub> = 4mA                                   | —    | 0.4  | V    |
| V <sub>OH</sub> | Output High Voltage    | I <sub>OH</sub> = -4mA                                  | 2.4  | —    | V    |

2802 tbl 05

**CAPACITANCE<sup>(1)</sup>** (TA = +25°C, F = 1.0 MHz)

| Symbol           | Parameter   | Test Conditions       | IDT7MB1041/1042 |      | Unit |
|------------------|---|-----------------------|-----------------|------|------|
|                  |   |                       | Max.            | Max. |      |
| C <sub>IN1</sub> | Input Capacitance                                     | V <sub>IN</sub> = 0V  | 12              | 12   | pF   |
| C <sub>IN2</sub> | Input Capacitance (Data, Address, All Other Controls) | V <sub>IN</sub> = 0V  | 50              | 25   | pF   |
| C <sub>OUT</sub> | Output Capacitance (Data)                             | V <sub>OUT</sub> = 0V | 45              | 25   | pF   |

**NOTE:**  
1. This parameter is guaranteed by design but not tested.

2802 tbl 06

**DC ELECTRICAL CHARACTERISTICS**

(Vcc=5.0V ± 10%, TA = 0°C to +70°C)

| Symbol           | Parameter  | Test Conditions  | IDT7MB1041 |      | IDT7MB1042 |      | Unit |
|------------------|--|--|------------|------|------------|------|------|
|                  |  |  | Min.       | Max. | Min.       | Max. |      |
| I <sub>CC1</sub> | Operating Power Supply Current (All Ports Active)        | $\overline{CS} \geq V_{IL}$ , Outputs Open<br>f = 0  | —          | 550  | —          | 400  | mA   |
| I <sub>CC2</sub> | Dynamic Operating Current                                | $\overline{CS} \geq V_{IL}$ , Outputs Open<br>f = f <sub>MAX</sub>   | —          | 600  | —          | 430  | mA   |
| I <sub>SB</sub>  | Standby current (All Ports - TTL Level Inputs)           | $\overline{CS} = V_{IH}$ , Outputs Open<br>f = f <sub>MAX</sub>  | —          | 340  | —          | 170  | mA   |
| I <sub>SB1</sub> | Full Standby Current (All Ports - All CMOS Level Inputs) | All Ports $\overline{CS} \geq V_{CC} - 0.2V$<br>V <sub>IN</sub> ≥ Vcc - 0.2V or<br>V <sub>IN</sub> ≤ 0.2V, f = 0 | —          | 20   | —          | 10   | mA   |

2802 tbl 07

**AC TEST CONDITIONS**

|                               |                     |
|-------------------------------|---------------------|
| Input Pulse Levels            | GND to 3.0V         |
| Input Rise/Fall Times         | 5ns                 |
| Input Timing Reference Levels | 1.5V                |
| Output Reference Levels       | 1.5V                |
| Output Load                   | See Figures 1 and 2 |

2802 tbl 08




Figure 1. Output Load




Figure 2. Output Load (for tCLZ, tCHZ, tOLZ, tOHZ, tWHZ, tOW)

\*Including scope and jig.

2802 drw 02

**AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(VCC = 5.0V ± 10%, TA = 0°C to +70°C)

| Symbol              | Parameter                          | 7MB1041S35 | 7MB1041S40 | 7MB1041S45 | 7MB1041S55 | 7MB1041S65 | 7MB1041S80 | 7MB1041S100 | Unit |  |
|---------------------|------------------------------------|------------|------------|------------|------------|------------|------------|-------------|------|--|
|                     |                                    | 7MB1042S35 | 7MB1042S40 | 7MB1042S45 | 7MB1042S55 | 7MB1042S65 | 7MB1042S80 | 7MB1042S100 |      |  |
| <b>Read Cycle</b>   |                                    |            |            |            |            |            |            |             |      |  |
| tRC                 | Read Cycle Time                    | 35 —       | 40 —       | 45 —       | 55 —       | 65 —       | 80 —       | 100 —       | ns   |  |
| tAA                 | Address Access Time                | — 35       | — 40       | — 45       | — 55       | — 65       | — 80       | — 100       | ns   |  |
| tACS                | Chip Select Access Time            | — 35       | — 40       | — 45       | — 55       | — 65       | — 80       | — 100       | ns   |  |
| tOE                 | Output Enable Access Time          | — 25       | — 25       | — 30       | — 40       | — 50       | — 65       | — 85        | ns   |  |
| tOH                 | Output Hold From Address Change    | 0 —        | 0 —        | 0 —        | 0 —        | 0 —        | 0 —        | 0 —         | ns   |  |
| tCLZ <sup>(2)</sup> | Chip Select to Output in Low Z     | 3 —        | 5 —        | 5 —        | 5 —        | 5 —        | 10 —       | 10 —        | ns   |  |
| tOLZ <sup>(2)</sup> | Output Enable to Output in Low Z   | 3 —        | 5 —        | 5 —        | 5 —        | 5 —        | 10 —       | 10 —        | ns   |  |
| tCHZ <sup>(2)</sup> | Chip Deselect to Output in High Z  | 20 —       | 20 —       | 25 —       | 25 —       | 25 —       | 30 —       | 30 —        | ns   |  |
| tOHZ <sup>(2)</sup> | Output Disable to Output in High Z | 20 —       | 20 —       | 25 —       | 25 —       | 25 —       | 30 —       | 30 —        | ns   |  |
| tPU <sup>(2)</sup>  | Chip Enable to Power Up Time       | 0 —        | 0 —        | 0 —        | 0 —        | 0 —        | 0 —        | 0 —         | ns   |  |
| tPD <sup>(2)</sup>  | Chip Disable to Power Down Time    | — 35       | — 55       | — 55       | — 50       | — 70       | — 70       | — 70        | ns   |  |

**NOTES:**

1. Transition is measured by ±500mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed by design but not tested.

2802 tbl 09

**AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup>**

(V<sub>CC</sub> = 5.0V ± 10%, T<sub>A</sub> = 0°C to +70°C)


| Symbol                   | Parameter                              | 7MB1041S35 | 7MB1041S40 | 7MB1041S45 | 7MB1041S55 | 7MB1041S65 | 7MB1041S80 | 7MB1041S100 | Unit |    |    |    |    |     |     |    |
|--------------------------|--|------------|------------|------------|------------|------------|------------|-------------|------|----|----|----|----|-----|-----|----|
|                          |  | 7MB1042S35 | 7MB1042S40 | 7MB1042S45 | 7MB1042S55 | 7MB1042S65 | 7MB1042S80 | 7MB1042S100 |      |    |    |    |    |     |     |    |
|                          |  | Min.       | Max.       | Min.       | Max.       | Min.       | Max.       | Min.        | Max. |    |    |    |    |     |     |    |
| <b>Write Cycle</b>       |  |            |            |            |            |            |            |             |      |    |    |    |    |     |     |    |
| tWC                      | Write Cycle Time                       | 35         | —          | 40         | —          | 45         | —          | 55          | —    | 65 | —  | 80 | —  | 100 | —   | ns |
| tCW                      | Chip Select to End of Write            | 30         | —          | 35         | —          | 35         | —          | 45          | —    | 55 | —  | 70 | —  | 90  | —   | ns |
| tAW                      | Address Valid to End of Write          | 30         | —          | 35         | —          | 35         | —          | 45          | —    | 55 | —  | 70 | —  | 90  | —   | ns |
| tAS1                     | Address Set-up to $\overline{CS}$ Time | 0          | —          | 0          | —          | 0          | —          | 0           | —    | 0  | —  | 0  | —  | 0   | —   | ns |
| tAS2                     | Address Set-up to R/W Time             | 5          | —          | 5          | —          | 5          | —          | 5           | —    | 5  | —  | 5  | —  | 5   | —   | ns |
| tWP                      | Write Pulse Width                      | 25         | —          | 30         | —          | 35         | —          | 45          | —    | 45 | —  | 45 | —  | 45  | —   | ns |
| tWR                      | Write Recovery Time                    | 5          | —          | 5          | —          | 5          | —          | 5           | —    | 5  | —  | 5  | —  | 5   | —   | ns |
| tDW                      | Data Valid to End of Write             | 20         | —          | 20         | —          | 20         | —          | 20          | —    | 20 | —  | 30 | —  | 30  | —   | ns |
| tDH                      | Data Hold Time                         | 0          | —          | 0          | —          | 0          | —          | 0           | —    | 0  | —  | 0  | —  | 0   | —   | ns |
| tWHZ <sup>(2)</sup>      | Write Enabled to Output in High Z      | —          | 18         | —          | 18         | —          | 20         | —           | 20   | —  | 20 | —  | 30 | —   | 30  | ns |
| tOW                      | Output Active from End of Write        | 0          | —          | 0          | —          | 0          | —          | 0           | —    | 0  | —  | 0  | —  | 0   | —   | ns |
| tWDD                     | Write Pulse to Data Delay              | —          | 50         | —          | 65         | —          | 70         | —           | 80   | —  | 80 | —  | 90 | —   | 100 | ns |
| tDDD                     | Write Data Valid to Read Data Delay    | —          | 40         | —          | 45         | —          | 45         | —           | 55   | —  | 65 | —  | 80 | —   | 100 | ns |
| <b>Busy Input Timing</b> |  |            |            |            |            |            |            |             |      |    |    |    |    |     |     |    |
| tWB                      | Write to $\overline{BUSY}$             | 0          | —          | 0          | —          | 0          | —          | 0           | —    | 0  | —  | 0  | —  | 0   | —   | ns |
| tWH                      | Write Hold After $\overline{BUSY}$     | 20         | —          | 20         | —          | 25         | —          | 25          | —    | 25 | —  | 30 | —  | 30  | —   | ns |

**NOTES:**

1. Transition is measured by ±50mV from low or high impedance voltage with load (Figures 1 and 2).
2. This parameter is guaranteed by design but not tested.


2802 tbl 10

**TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT<sup>(1,2,4)</sup>**



2802 drw 03

**TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT<sup>(1,3)</sup>**




2802 drw 04

**NOTES:**


1.  $R/\bar{W}$  is high for Read Cycles.
2. Device is continuously enabled.  $\bar{CS} \geq V_{IL}$ .
3. Addresses valid prior to or coincident with  $\bar{CS}$  transition low.
4.  $\bar{OE} \geq V_{IL}$ .
5. This parameter is guaranteed by design but not tested.

**TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/W CONTROLLED TIMING<sup>(1,2,3,7)</sup>**



2802 drw 05

**TIMING WAVEFORM OF WRITE CYCLE NO. 2, CS CONTROLLED TIMING<sup>(1,2,3,5)</sup>**




2802 drw 05

**NOTES:**

1. R/W must be high during all address transitions.
2. A write occurs during the overlap ( $t_{wp}$ ) of a low CS and a low R/W.
3.  $t_{WR}$  is measured from the earlier of CS or R/W going high to the end of the write cycle.
4. During this period, the I/O pins are in the output state, and input signals must not be applied.
5. If the CS low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
6. Transition is measured  $\pm 500mV$  from steady state with a 5pF load (including scope and jig). This parameter is guaranteed by design but not tested.
7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of  $t_{wp}$  or  $(t_{wz} + t_{dw})$  to allow the I/O drivers to turn off data to be placed on the bus for the required  $t_{ow}$ . If OE is high during a R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified  $t_{wp}$ .

**TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY<sup>(1,2,3)</sup>**




**NOTES:**

1. Assume  $\overline{BUSY}$  input at High and  $\overline{CS}$  at Low for the writing port.
2. Write cycle parameters should be adhered to, to ensure proper writing.
3. Device is continuously enabled for any of the reading ports which has its  $\overline{OE}$  at Low.

2802 drw 07

**TIMING WAVEFORM OF WRITE WITH  $\overline{BUSY}$  INPUT**



2802 drw 08



