

**SANYO**

No.2422

LC3518B-10/12/15, LC3518BL-10/12/15

Asynchronous Silicon Gate CMOS LSI  
2048 Words x 8 Bits CMOS Static RAM**General Description**

The LC3518B/BL are fully asynchronous silicon gate CMOS static RAMs organized as 2048 words x 8 bits.

The LC3518B/BL have two chip enable inputs:  $\overline{CE1}$ ,  $\overline{CE2}$  for low standby current mode being valid at the time of battery backup usage.

The LC3518B/BL have a full CMOS circuit configuration. Since the current dissipation is low at the data retention mode or standby mode, they are especially suited for use in memory systems whose power dissipation must be minimized and battery-powered portable systems.


The LC3518BL guarantees a maximum standby current of 1uA at 60°C.

**Features**

- . Address access time ( $t_{AA}$ )
  - 100ns(max): LC3518B-10/BL-10
  - 120ns(max): LC3518B-12/BL-12
  - 150ns(max): LC3518B-15/BL-15
- . Low current dissipation
  - Standby mode
    - 0.2uA(max) / Ta=25°C } LC3518BL-10/12/15
    - 1.0uA(max) / Ta=60°C } LC3518BL-10/12/15
    - 5.0uA(max) / Ta=60°C } LC3518B-10/12/15
    - 30uA(max) / Ta=85°C } LC3518B-10/12/15
  - Operating mode
    - 9mA(max) (at f=1MHz)
- . Single 5V supply:  $5V \pm 10\%$
- . Data retention supply voltage: 2.0 to 5.5V
- . No clock required (Fully static memory)
- . Directly TTL compatible: All inputs and outputs
- . Common data input and output using 3-state outputs
- . 24-pin plastic DIP package

Case Outline 3072-D24NSEC  
(unit:mm)

The application circuit diagrams and circuit constants herein are included as an example and provide no guarantee for designing equipment to be mass-produced. The information herein is believed to be accurate and reliable. However, no responsibility is assumed by SANYO for its use, nor for any infringements of patents or other rights of third parties which may result from its use.



These specifications are subject to change without notice.


**SANYO ELECTRIC CO., LTD. SEMICONDUCTOR DIVISION**  
15-13, 6-CHOME, SOTOKANDA, CHIYODA-KU, TOKYO 101 JAPAN

2187AT, TS No.2422-1/5


\*SANYOS021\*

Pin Assignment

Block Diagram



A0 to A10 Address input  
 WE Read/write control input  
 CE1 Chip enable input  
 CE2 Chip enable input  
 I/O1 to I/O8 Data input/output  
 V<sub>CC</sub>/GND Power supply pin



Function Table

Mode	CE2	CE1	WE	I/O	Supply Current
Read Cycle	L	L	H	Data output	I <sub>CCA</sub>
Write Cycle	L	L	L	Data input	I <sub>CCA</sub>
Nonselect	X	H	X	High impedance	I <sub>CCS</sub>
Nonselect	H	X	X	High impedance	I <sub>CCS</sub>

X: H or L

Absolute Maximum Ratings

Parameter	Symbol	Conditions	Limits	unit
Maximum Supply Voltage	V <sub>CCmax</sub>		+7.0	V
Input Pin Voltage	V <sub>IN</sub>		-0.3 to V <sub>CC</sub> +0.3	V
I/O Pin Voltage	V <sub>I/O</sub>		-0.3 to V <sub>CC</sub> +0.3	V
Operating Temperature	T <sub>opg</sub>		-30 to +85	°C
Storage Temperature	T <sub>stg</sub>		-55 to +125	°C

DC Allowable Operating Conditions at Ta=-30 to +85°C

Parameter	Symbol	min	typ	max	unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Input "H"-Level Voltage	V <sub>IH</sub>	2.2		V <sub>CC</sub> +0.3	V
Input "L"-Level Voltage	V <sub>IL</sub>	-0.3		0.8	V

LC3518B, LC3518BL

DC Electrical Characteristics at Ta=-30 to 85°C, V<sub>CC</sub>=5V±10%

Parameter	Symbol	Conditions	min	typ*	max	unit
Input Leak Current	I <sub>LI</sub>	V <sub>IN</sub> =0 to V <sub>CC</sub>	-1.0		1.0	µA
I/O Leak Current	I <sub>LO</sub>	V <sub>CE1</sub> or V <sub>CE2</sub> =V <sub>IH</sub> , V <sub>I/O</sub> =0 to V <sub>CC</sub>	-5.0		5.0	µA
Supply Current(DC)	I <sub>CCA1</sub>	V <sub>CE1</sub> =0V, V <sub>CE2</sub> =0V, V <sub>IN</sub> =V <sub>CC</sub> /GND, I <sub>I/O</sub> =0mA		2	5	mA
	I <sub>CCA2</sub>	V <sub>CE1</sub> =V <sub>IL</sub> , V <sub>CE2</sub> =V <sub>IL</sub> , V <sub>IN</sub> =V <sub>IH</sub> /V <sub>IL</sub> , I <sub>I/O</sub> =0mA		5	15	mA
Average Supply Current	I <sub>CCA3</sub>	min cycle, duty=100%, I <sub>I/O</sub> =0mA			50	mA
	I <sub>CCA4</sub>	Cycle time=1µs, V <sub>CE1</sub> =0V, V <sub>CE2</sub> =0V, V <sub>IN</sub> =V <sub>CC</sub> /GND, I <sub>I/O</sub> =0mA		4	9	mA
Standby Supply Current	I <sub>CCS1</sub>	V <sub>CE1</sub> =V <sub>CC</sub> -0.2V	LC3518B	Ta=60°C	5.0	µA
		or	-10/12/15	Ta=85°C	30	µA
	V <sub>CE2</sub> =V <sub>CC</sub> -0.2V	LC3518BL	Ta=25°C	0.2	µA	
	V <sub>IN</sub> =0 to V <sub>CC</sub>	-10/12/15	Ta=60°C	1.0	µA	
I <sub>CCS2</sub>	V <sub>CE1</sub> =V <sub>IH</sub> or V <sub>CE2</sub> =V <sub>IH</sub> , V <sub>IN</sub> =0 to V <sub>CC</sub>		1.0	3.0	mA	
Output "H"-Level Voltage	V <sub>OH</sub>	I <sub>OH</sub> =-1.0mA	2.4			V
Output "L"-Level Voltage	V <sub>OL</sub>	I <sub>OL</sub> =2.0mA			0.4	V

\* Reference value at V<sub>CC</sub>=5.0V, Ta=+25°C

Input/Output Capacitance at Ta=+25°C, f=1MHz

Parameter	Symbol	Conditions	min	typ	max	unit
Input/Output Capacitance	C <sub>I/O</sub>	V <sub>I/O</sub> =0V			10	pF
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> =0V			5	pF

AC Electrical Characteristics at Ta=-30 to +85°C, V<sub>CC</sub>=5V±10%

AC Test Conditions

Input pulse voltage level: 0.6V, 2.4V

Input rise/fall time: 5ns

Input/output timing level: Input "H" level V<sub>IH</sub>=2.2V, Output "H" level V<sub>OH</sub>=2.2V

Input "L" level V<sub>IL</sub>=0.8V, Output "L" level V<sub>OL</sub>=0.8V

Output load:

1TTL gate + C<sub>L</sub>=100pF

(Including jig capacitance)

Read Cycle


Parameter	Symbol	LC3518B-10 LC3518BL-10		LC3518B-12 LC3518BL-12		LC3518B-15 LC3518BL-15		unit
		min	max	min	max	min	max	
Read Cycle Time	t <sub>RC</sub>	100		120		150		ns
Address Access Time	t <sub>AA</sub>		100		120		150	ns
CE1 Access Time	t <sub>CA1</sub>		100		120		150	ns
CE2 Access Time	t <sub>CA2</sub>		100		120		150	ns
Output Hold Time	t <sub>OH</sub>	20		20		20		ns
CE1-Output Enable Time	t <sub>COE1</sub>	10		10		10		ns
CE2-Output Enable Time	t <sub>COE2</sub>	10		10		10		ns
CE1-Output Disable Time	t <sub>COD1</sub>		30		40		50	ns
CE2-Output Disable Time	t <sub>COD2</sub>		30		40		50	ns

Write Cycle


Parameter	Symbol	LC3518B-10 LC3518BL-10		LC3518B-12 LC3518BL-12		LC3518B-15 LC3518BL-15		unit
		min	max	min	max	min	max	
Write Cycle Time	$t_{WC}$	100		120		150		ns
Address Setup Time	$t_{AS}$	0		0		0		ns
Write Pulse Width	$t_{WP}$	80		100		120		ns
Write Recovery Time	$t_{WR}$	0		0		0		ns
Data Setup Time	$t_{DS}$	50		60		70		ns
Data Hold Time	$t_{DH}$	0		0		0		ns
WE-Output Enable Time	$t_{WOE}$	5		5		5		ns
WE-Output Disable Time	$t_{WOD}$		30		40		50	ns

Timing Chart

[Read Cycle] Note(1)




[Write Cycle 1]



: unknown

[Write Cycle 2]



- Note) (1)  $\overline{WE}$  must be high during read cycle.
- (2) When  $D_{OUT}$  is in the output state, no opposite phase signal must be applied externally.
- (3) A write occurs during the overlap of a low  $\overline{CE1}$ ,  $\overline{CE2}$  and a low  $\overline{WE}$ .
- (4)  $t_{WR}$ ,  $t_{DS}$ ,  $t_{DH}$  are referenced to the earliest going high of  $\overline{CE1}$ ,  $\overline{CE2}$  or  $\overline{WE}$ .
- (5)  $D_{OUT}$  is in a high impedance state when  $\overline{CE1}$  is high or  $\overline{CE2}$  is high or  $\overline{WE}$  is low.
- (6)  $t_{AS}$  is referenced to the point at which all of  $\overline{CE1}$ ,  $\overline{CE2}$ ,  $\overline{WE}$  go low.
- (7)  $D_{OUT}$  is the same phase as write data of this write cycle.
- (8)  $D_{OUT}$  is the read-out data of the next address.

Data Retention Characteristics at  $T_a = -30$  to  $+85^\circ\text{C}$

Parameter	Symbol	Conditions	min	typ	max	unit
Data Retention Supply Voltage	$V_{DR}$	$V_{CE1} = V_{CC}$ or $V_{CE2} = V_{CC}$ $V_{IN} = 0$ to $V_{CC}$	2.0		5.5	V
Data Retention Supply Current	$I_{CCDR}$	$V_{CE1} = V_{CC}$ or $V_{CE2} = V_{CC}$ $V_{CC} = 3.0\text{V}$ $V_{IN} = 0$ to $V_{CC}$			4.0	$\mu\text{A}$
		LC3518B $T_a = 60^\circ\text{C}$			20	$\mu\text{A}$
		-10/12/15 $T_a = 85^\circ\text{C}$			0.2	$\mu\text{A}$
		LC3518BL $T_a = 25^\circ\text{C}$			1.0	$\mu\text{A}$
		-10/12/15 $T_a = 60^\circ\text{C}$				
$\overline{CE}$ Setup Time	$t_{CDR}$		0			$\mu\text{s}$
$\overline{CE}$ Hold Time	$t_R$			$t_{RC}$		$\mu\text{s}$

Note) (1)  $t_{RC}$  = Read cycle time.

