


GENERAL DESCRIPTION


This N-Channel enhancement mode field effect transistor is produced using high cell density, DMOS technology. These products have been designed to minimize on-state resistance while provide rugged, reliable, and fast switching and ESD enhanced performance. It can be used in most applications requiring up to 115mA DC and can deliver pulsed currents up to 800mA. This product is particularly suited for low voltage, low current applications such as small servo motor control, power MOSFET gate drivers, and other switching applications.

FEATURES

- ♦ High Density Cell Design for Low R_{DS(ON)}
- Voltage Controlled Small Signal Switch
- Rugged and Reliable
- High Saturation Current Capability
- ESD Protected 2KV HBM

PIN CONFIGURATION





SYMBOL

N-Channel MOSFET

ORDERING INFORMATION

Part Number	Package
CMT2N7002K	SOT-23
CMT2N7002KX*	SOT-23

*Note: X : Suffix for Halogen Free Product

ABSOLUTE MAXIMUM RATINGS

Rating		Value	Unit
Drain Source Voltage		60	V
Drain-Gate Voltage (R_{GS} = 1.0M Ω)		60	V
Drain to Current – Continuous		115	mA
- Pulsed	I _{DM}	800	
Gate-to-Source Voltage — Continue		±15	V
 Non-repetitive 	V _{GSM}	±15	V
Total Power Dissipation	PD	225	mW
Derate above 25℃		1.8	mW/°C
Operating and Storage Temperature Range	T _J , T _{STG}	-55 to 150	°C
Thermal Resistance – Junction to Ambient	θ_{JA}	417	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	300	°C



ELECTRICAL CHARACTERISTICS


Unless otherwise specified, T_J = 25 $^\circ\!\mathrm{C}$.

Characteristic	Symbol	CMT2N7002K				
			Min	Тур	Max	Units
Drain-Source Breakdown Voltage)	V _{(BR)DSS}		60		V
$(V_{GS} = 0 V, I_D = 10 \mu A)$						
Drain-Source Leakage Current		I _{DSS}				
$(V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V})$					1.0	μA
$(V_{DS} = 60 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 125^{\circ}C)$					0.5	mA
Gate-Source Leakage Current-Fo	prward (V_{gsf} = 15 V)	I _{GSSF}			1.0	μA
Gate-Source Leakage Current-Reverse (V _{gsf} = -15 V)		I _{GSSF}			-1.0	μA
Gate Threshold Voltage *		V _{GS(th)}		1.0	2.5	V
$(V_{DS} = V_{GS}, I_D = 250 \ \mu A)$						
On-State Drain Current (V_Ds \geq 2.0 V_DS(on), V_Gs = 10V)		I _{d(on)}		500		mA
Static Drain-Source On-Resistan	ce *	R _{DS(on)}				Ω
(V _{GS} = 10 V, I _D = 0.5A)					7.5	
(V _{GS} = 10 V, I _D = 0.5A, T _J = 125℃)					13.5	
(V _{GS} = 5.0 V, I _D = 50mA)					7.5	
$(V_{GS} = 5.0 \text{ V}, I_D = 50 \text{mA}, T_J = 125^{\circ}\text{C})$					13.5	
Drain-Source On-Voltage *		V _{DS(on)}				V
(V _{GS} = 10 V, I _D = 0.5A)					3.75	
(V _{GS} = 5.0 V, I _D = 50mA)					0.375	
Forward Transconductance (V_{DS} \geq 2.0 V_{DS(on)}, I_{D} = 200mA) *		g fs		80		mmhos
Input Capacitance	$(1) - 25 \times 1 = 0 \times 1$	C _{iss}			50	pF
Output Capacitance	(V _{DS} = 25 V, V _{GS} = 0 V, f = 1.0 MHz)	C _{oss}			25	pF
Reverse Transfer Capacitance		C _{rss}			5.0	pF
Turn-On Delay Time	$(V_{DD} = 25 \text{ V}, I_D = 500 \text{ mA},$	t _{d(on)}			20	ns
Turn-Off Delay Time	V_{gen} = 10 V, R_G = 25 Ω , R_L = 50 Ω) *	t _{d(off)}			40	ns
Diode Forward On-Voltage (IS = 115 mA, VGS = 0V)		V _{SD}			-1.5	V
Source Current Continuous (Body Diode)		I _S			-115	mA
Source Current Pulsed		I _{SM}			-800	mA

* Pulse Test: Pulse Width \leq 300µs, Duty Cycle \leq 2%










PACKAGE DIMENSION





IMPORTANT NOTICE

Champion Microelectronic Corporation (CMC) reserves the right to make changes to its products or to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

A few applications using integrated circuit products may involve potential risks of death, personal injury, or severe property or environmental damage. CMC integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices or systems or other critical applications. Use of CMC products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

HsinChu	Headquarter
---------	-------------

5F, No. 11, Park Avenue II, Science-Based Industrial Park, HsinChu City, Taiwan TEL: +886-3-567 9979 FAX: +886-3-567 9909

Sales & Marketing

21F., No. 96, Sec. 1, Sintai 5th Rd., Sijhih City, Taipei County 22102, Taiwan, R.O.C. TEL: +886-2-2696 3558 FAX: +886-2-2696 3559