PD-97606

Sup*IR*Buck™

WIDE-INPUT VOLTAGE, SYNCHRONOUS BUCK REGULATOR

Features

- Input Voltage Range: 3V to 21V
- Output Voltage Range: 0.5V to 12V
- Continuous 10A Load Capability
- Constant On-Time Control
- Compensation Loop not Required
- Excellent Efficiency at Very Low Output Currents
- Programmable Switching Frequency and Soft Start
- Thermally Compensated Over Current Protection
- Power Good Output
- Precision Voltage Reference (0.5V, +/-1%)
- Enable Input with Voltage Monitoring Capability
- Pre-bias Start Up
- Thermal Shut Down
- Under/Over Voltage Fault Protection
- Forced Continuous Conduction Mode Option
- Very Small, Low Profile 4mm x 5mm QFN Package

Description

The IR3865 **SupIRBuck™** is an easy-to-use, fully integrated and highly efficient DC/DC voltage regulator. The onboard constant on-time hysteretic controller and MOSFETs make IR3865 a space-efficient solution that delivers up to 10A of precisely controlled output voltage.


10A HIGHLY INTEGRATED

Programmable switching frequency, soft start, and thermally compensated over current protection allows for a very flexible solution suitable for many different applications and an ideal choice for battery powered applications.

Additional features include pre-bias startup, very precise 0.5V reference, over/under voltage shut down, power good output, and enable input with voltage monitoring capability.

Applications

- Notebook and Desktop Computers
- Game Consoles
- Consumer Electronics STB, LCD, TV, Printers
- General Purpose POL DC-DC Converters




ABSOLUTE MAXIMUM RATINGS

(Voltages referenced to GND unless otherwise specified)


•	VIN, FF	-0.3V to 25V
•	VCC, PGOOD, EN	-0.3V to 8.0V
•	BOOT	-0.3V to 33V
•	PHASE	-0.3V to 25V(DC), -5V(100ns)
•	BOOT to PHASE	-0.3V to 8V
•	ISET	-0.3V to 25V, 30mA
•	PGND to GND	-0.3V to +0.3V
•	All other pins	-0.3V to 3.9V
•	Storage Temperature Range	-65°C To 150°C
•	Junction Temperature Range	-40°C To 150°C
•	ESD Classification	JEDEC Class 1C
•	Moisture Sensitivity Level	JEDEC Level 2 @ 260°C (Note 2)

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied.

PACKAGE INFORMATION



Simplified Block Diagram



Pin Description

NAME	NUMBER	I/O LEVEL	DESCRIPTION		
FCCM	1	3.3V	Forced Continuous Conduction Mode (CCM). Ground this pin to enable diode emulation mode or discontinuous conduction mode (DCM). Pull this pin to 3.3V to operate in CCM under all load conditions.		
ISET	2		Connecting resistor to PHASE pin sets over current trip point.		
PGOOD	3	5V	Power good open drain output – pull up with a resistor to 3.3V		
GND	4,17	Reference	Bias return and signal reference.		
FB	5	3.3V	Inverting input to PWM comparator, OVP / PGOOD sense.		
SS	6	3.3V	Soft start/shutdown. This pin provides user programmable soft- start function. Connect an external capacitor from this pin to GND to set the startup time of the output voltage. The converter can be shutdown by pulling this pin below 0.3V.		
NC	7	-	-		
3VCBP	8	3.3V	For internal LDO. Bypass with a 1.0µF capacitor to AGND. A resistor in series with the bypass capacitor may be required in single-ground plane designs. Refer to <i>Layout Recommendatio</i> for details.		
NC	9	-	-		
VCC	10	5V	VCC input. Gate drive supply. A minimum of $1.0\mu F$ ceramic capacitor is required.		
PGND	11	Reference	Power return.		
PHASE	12	VIN	Phase node (or switching node) of MOSFET half bridge.		
VIN	13	VIN	Input voltage for the system.		
BOOT	14	VIN +VCC	Bootstrapped gate drive supply – connect a capacitor to PHASE.		
FF	15	VIN	Input voltage feed forward – sets on-time with a resistor to VIN.		
EN	16	5V	Enable pin to turn on and off the device. Use two external resistors to set the turn on threshold (see <i>Electrical Specifications</i>) for input voltage monitoring.		

Recommended Operating Conditions

Symbol	Definition	Min	Max	Unit
VIN	Input Voltage	3	21*	
VCC	Supply Voltage	4.5	5.5	V
V _{OUT}	Output Voltage	0.5	12	
I _{OUT}	Output Current	0	10	A
Fs	Switching Frequency	N/A	750	kHz
TJ	Junction Temperature	-40	125	°C

* PHASE pin must not exceed 25V.

Electrical Specifications

Unless otherwise specified, these specification apply over VIN = 12V, 4.5V<VCC<5.5V, $0^{\circ}C \le T_{J} \le 125^{\circ}C$.

PARAMETER	NOTE	TEST CONDITION	MIN	TYP	MAX	UNIT
CONTROL LOOP						
Reference Accuracy, V_{REF}		V _{FB} = 0.5V	0.495	0.5	0.505	V
On-Time Accuracy		R _{FF} = 180K, T _J = 65°C	280	300	320	ns
Min Off Time				500		ns
Soft-Start Current		EN = High	8	10	12	μA
DCM Comparator Offset		Measure at V _{PHASE}	-4.5	-2.5	0	mV
SUPPLY CURRENT		-		-		
VCC Supply Current (standby)		EN = Low, No Switching		23		μA
VCC Supply Current (dynamic)		EN = High, Fs = 300kHz		7		mA
FF Shutdown Current		EN = Low		2		μA
FORCED CONTINUOUS CONDUCTION MODE (FCCM)						
FCCM Start Threshold			2			V
FCCM Stop Threshold					0.6	V

Electrical Specifications (continued)

Unless otherwise specified, these specification apply over VIN = 12V, 4.5V<VCC<5.5V, $0^{\circ}C \le T_{J} \le 125^{\circ}C$.


PARAMETER	NOTE	TEST CONDITION	MIN	TYP	MAX	UNIT
GATE DRIVE						
Deadtime	1	Monitor body diode conduction on PHASE pin	5		30	ns
BOOTSTRAP PFET		-				
Forward Voltage		I(BOOT) = 10mA		300		mV
UPPER MOSFET	-			_		
Static Drain-to-Source On- Resistance		VCC = 5V, $I_D = 10A$, $T_J = 25^{\circ}C$		23	28	mΩ
LOWER MOSFET						
Static Drain-to-Source On- Resistance		VCC = 5V, I_{D} = 10A, T_{J} = 25°C		10.7	13	mΩ
FAULT PROTECTION	-	•				
ISET Pin Output Current		On the basis of 25°C	17	19	21	μA
ISET Pin Output Current Temperature Coefficient	1	On the basis of 25°C		4400		ppm/ ⁰C
Under Voltage Threshold		Falling V _{FB} & Monitor PGOOD	0.37	0.4	0.43	V
Under Voltage Hysteresis	1	Rising V_{FB}		7.5		mV
Over Voltage Threshold		Rising V _{FB} & Monitor PGOOD	0.586	0.625	0.655	V
Over Voltage Hysteresis	1	Falling V _{FB}		7.5		mV
VCC Turn-on Threshold		-40°C to 125°C	3.9	4.2	4.5	V
VCC Turn-off Threshold			3.6	3.9	4.2	V
VCC Threshold Hysteresis				300		mV
EN Rising Threshold		-40°C to 125°C	1.1	1.25	1.45	V
EN Hysteresis				400		mV
EN Input Current		EN = 3.3V			15	μA
PGOOD Pull Down Resistance				25	50	Ω
PGOOD Delay Threshold (V_{SS})				1		V
Thermal Shutdown Threshold	1		125	140		°C
Thermal Shutdown Threshold Hysteresis	1			20		°C


Note 1: Guaranteed by design, not tested in production

Note 2: Upgrade to industrial/MSL2 level applies from date codes 1227(marking explained on application note AN1132 page 2). Products with prior date code of 1227 are qualified with MSL3 for Consumer Market.

TYPICAL OPERATING DATA

Tested with demoboard shown in Figure 7, VIN = 12V, VCC = 5V, VOUT = 1.05V, Fs = 300kHz, T_A = 25° C, no airflow, unless otherwise specified










Figure 2. Efficiency vs. Load Current for VIN = 12V








Figure 4. R_{FF} vs. Switching Frequency




Figure 5. Load Regulation

Figure 6. Line Regulation at I_{OUT} = 10A

Switching Frequency (kHz)

7

TYPICAL APPLICATION CIRCUIT





Figure 7. Typical Application Circuit for VOUT = 1.05V, Fs = 300kHz

Demoboard Bill of Materials

QTY	REF DESIGNATOR	VALUE	DESCRIPTION	MANUFACTURER	PART NUMBER
3	C1, C21, C25	1.00uF	capacitor, X7R, 1.00uF, 25V, 0.1, 0603	Murata	GRM188R71E105KA12D
1	C10	47uF	capacitor, 47uF, 6.3V, 805	TDK	C2012X5R0J476M
2	C12, C20	0.100uF	capacitor, X7R, 0.100uF, 25V, 0.1, 603	TDK	C1608X7R1E104K
1	C2	22.0uF	capacitor, X5R, 22.0uF, 16V, 20%, 1206	Taiyo Yuden	EMK316BJ226ML-T
1	C3	68uF	capacitor, electrolytic, 68uF, 25V, 0.2, SMD	Panasonic	EEV-FK1E680P
1	C4	0.22uF	capacitor, X5R, 0.22uF, 10V, 0.1, 0603	TDK	C1608X5R1A224K
1	C9	330uF	capacitor, electrolytic, 330uF, 2.5V, 0.2, 7343	Sanyo	2R5TPE330M9
1	L1	1.5uH	inductor, ferrite, 1.5uH, 16.0A, 3.8mOhm, SMT	Cyntec	PIMB104T-1R5MS-39
3	R1, R2, R5	10.0K	resistor, thick film, 10.0K, 1/10W, 0.01, 0603	KOA	RK73H1J1002F
1	R11	20	resistor, thick film, 20, 1/10W, 0.01, 603	KOA	RK73H1JLTD20R0F
1	R12	4.99	resistor, thick film, 4.99, 1/10W, 0.01, 603	Vishay/Dale	CRCW06034R99FNEA
1	R3	200K	resistor, thick film, 200K, 1/10W, 0.01, 603	KOA	RK73H1JLTD2003F
1	R4	8.66K	resistor, thick film, 8.66K, 1/10W, 0.01, 603	KOA	RK73H1JLTD8661F
1	R7	2.80K	resistor, thick film, 2.80K, 1/10W, 0.01, 603	KOA	RK73H1JLTD2801F
1	R8	2.55K	resistor, thick film, 2.55K, 1/10W, 0.01, 0603	KOA	RK73H1JLTD2551F
1	SW1	SPST	switch, DIP, SPST, 2 position, SMT	C&K Components	SD02H0SK
1	U1	IR3865	4mm X 5mm QFN	IRF	IR3865MTRPBF


TYPICAL OPERATING DATA

Tested with demoboard shown in Figure 7, VIN = 12V, VCC = 5V, VOUT = 1.05V, Fs = 300kHz, $T_A = 25^{\circ}$ C, no airflow, unless otherwise specified



TYPICAL OPERATING DATA

Tested with demoboard shown in Figure 7, VIN = 12V, VCC = 5V, VOUT = 1.05V, Fs = 300kHz, $T_A = 25^{\circ}$ C, no airflow, unless otherwise specified






Figure 16: DCM/FCCM Transition

Figure 17: FCCM/DCM Transition




Figure 18: Thermal Image at VIN = 12V, I_{OUT} = 10A (IR3865: 81°C, Inductor: 52°C, PCB: 39°C)




Figure 19: Thermal Image at VIN = 16V, I_{OUT} = 10A (IR3865: 84°C, Inductor: 53°C, PCB: 39°C)

CIRCUIT DESCRIPTION

PWM COMPARATOR

The PWM comparator initiates a SET signal (PWM pulse) when the FB pin falls below the reference (VREF) or the soft start (SS) voltage.

ON-TIME GENERATOR

The PWM on-time duration is programmed with an external resistor (R_{FF}) from the input supply (VIN) to the FF pin. The simplified equation for R_{FF} is shown in equation 1. The FF pin is held to an internal reference after EN goes HIGH. A copy of the current in R_{FF} charges a timing capacitor, which sets the on-time duration, as shown in equation 2.

$$R_{FF} = \frac{V_{OUT}}{1V \cdot 20 \, pF \cdot F_{SW}} \quad (1)$$
$$T_{ON} = \frac{R_{FF} \cdot 1V \cdot 20 \, pF}{V_{IN}} \quad (2)$$

CONTROL LOGIC

The control logic monitors input power sources, sequences the converter through the soft-start and protective modes, and initiates an internal RUN signal when all conditions are met.

VCC and 3VCBP pins are continuously monitored, and the IR3865 will be disabled if the voltage of either pin drops below the falling thresholds. EN_DELAY will become HIGH when VCC and 3VCBP are in the normal operating range and the EN pin = HIGH.

SOFT START

With EN = HIGH, an internal 10 μ A current source charges the external capacitor (C_{SS}) on the SS pin to set the output voltage slew rate during the soft start interval. The soft start time (t_{SS}) can be calculated from equation 3.

$$t_{ss} = \frac{C_{ss} \cdot 0.5V}{10\mu A} \quad (3)$$

The feedback voltage tracks the SS pin until SS reaches the 0.5V reference voltage (Vref), then feedback is regulated to Vref. C_{SS} will continue to be charged, and when SS pin reaches VSS (see *Electrical Specification*), SS_DELAY goes HIGH. With EN_DELAY = LOW, the capacitor voltage and SS pin is held to the FB pin voltage. A normal startup sequence is shown in Figure 20.

PGOOD

The PGOOD pin is open drain and it needs to be externally pulled high. High state indicates that output is in regulation. The PGOOD logic monitors EN_DELAY, SS_DELAY, and under/over voltage fault signals. PGOOD is released only when EN_DELAY and SS_DELAY = HIGH and output voltage is within the OV and UV thresholds.

PRE-BIAS STARTUP

IR3865 is able to start up into pre-charged output, which prevents oscillation and disturbances of the output voltage.

With constant on-time control, the output voltage is compared with the soft start voltage (SS) or Vref, depending on which one is lower, and will not start switching unless the output voltage drops below the reference. This scheme prevents discharge of a pre-biased output voltage.

SHUTDOWN

The IR3865 will shutdown if VCC is below its UVLO limit. The IR3865 can be shutdown by pulling the EN pin below its lower threshold. Alternatively, the output can be shutdown by pulling the soft start pin below 0.3V.




Figure 20. Normal Startup

CIRCUIT DESCRIPTION

UNDER/OVER VOLTAGE MONITOR

The IR3865 monitors the voltage at the FB node through a 350ns filter. If the FB voltage is below the under voltage threshold, UV# is set to LOW holding PGOOD to be LOW. If the FB voltage is above the over voltage threshold, OV# is set to LOW, the shutdown signal (SD) is set to HIGH, MOSFET gates are turned off, and PGOOD signal is pulled low. Toggling VCC or EN will allow the next start up. Figure 21 and 22 show PGOOD status change when UV/OV is detected. The over voltage and under voltage thresholds can be found in the *Electrical Specification* section.




Figure 21. Under/Over Voltage Monitor




Figure 22. Over Voltage Protection

OVER CURRENT MONITOR

The over current circuitry monitors the output current during each switching cycle. The voltage across the lower MOSFET, VPHASE, is monitored for over current and zero crossing. The OCP circuit evaluates VPHASE for an over current condition typically 270ns after the lower MOSFET is gated on. This delay functions to filter out switching noise. The minimum lower gate interval allows time to sample VPHASE.

The over current trip point is programmed with a resistor from the ISET pin to PHASE pin, as shown in equation 4. When over current is detected, the MOSFET gates are tri-state and SS voltage is pulled to 0V. This initiates a new soft start cycle. If there is a total of four OC events, the IR3865 will disable switching. Toggling VCC or EN will allow the next start up.




Figure 23. Over Current Protection

UNDER VOLTAGE LOCK-OUT

The IR3865 has VCC and EN under voltage lockout (UVLO) protection. When either VCC or EN is below their UVLO threshold, IR3865 is disabled. IR3865 will restart when both VCC and EN are above their UVLO thresholds.

CIRCUIT DESCRIPTION

OVER TEMPERATURE PROTECTION

When the IR3863 exceeds its over temperature threshold, the MOSFET gates are tri-state and PGOOD is pulled low. Switching resumes once temperature drops below the over temperature hysteresis level.

GATE DRIVE LOGIC

The gate drive logic features adaptive dead time, diode emulation, and a minimum lower gate interval.

An adaptive dead time prevents the simultaneous conduction of the upper and lower MOSFETs. The lower gate voltage must be below approximately 1V after PWM goes HIGH before the upper MOSFET can be gated on. Also, the differential voltage between the upper gate and PHASE must be below approximately 1V after PWM goes LOW before the lower MOSFET can be gated on.

COMPONENT SELECTION

Selection of components for the converter is an iterative process which involves meeting the specifications and tradeoffs between performance and cost. The following sections will guide one through the process.

Inductor Selection

Inductor selection involves meeting the steady state output ripple requirement, minimizing the switching loss of the upper MOSFET, meeting transient response specifications and minimizing the output capacitance. The output voltage includes a DC voltage and a small AC ripple component due to the low pass filter which has incomplete attenuation of the switching harmonics. Neglecting the inductance in series with the output capacitor, the magnitude of the AC voltage ripple is determined by the total inductor ripple current flowing through the total equivalent series resistance (ESR) of the output capacitor bank.

$$\Delta I = \frac{T_{ON} \cdot (V_{IN} - V_{OUT})}{2 \cdot L}$$
(5)

The upper MOSFET is gated on after the adaptive delay for PWM = HIGH and the lower MOSFET is gated on after the adaptive delay for PWM = LOW.

When FCCM = LOW, the lower MOSFET is driven 'off' when the ZCROSS signal indicates that the inductor current is about to reverse direction. The ZCROSS comparator monitors the PHASE voltage to determine when to turn off the lower MOSFET. The lower MOSFET stays 'off' until the next PWM falling edge. When the lower peak of the inductor current is above zero, IR3863 operates in continuous conduction mode. The continuous conduction mode can also be selected for all load current levels by pulling FCCM to HIGH.

Whenever the upper MOSFET is turned 'off', it stays 'off' for the *Min Off Time* denoted in the *Electrical Specifications*. This minimum duration allows time to recharge the bootstrap capacitor and allows the over current monitor to sample the PHASE voltage.

One can use equation 5 to find the required inductance. ΔI is defined as shown in Figure 24. The main advantage of small inductance is increased inductor current slew rate during a load transient, which leads to a smaller output capacitance requirement as discussed in the *Output Capacitor Selection* section. The draw back of using smaller inductances is increased switching power loss in the upper MOSFET, which reduces the system efficiency and increases the thermal dissipation.




Figure 24. Typical Input Current Waveform

COMPONENT SELECTION

Input Capacitor Selection

The main function of the input capacitor bank is to provide the input ripple current and fast slew rate current during the load current step up. The input capacitor bank must have adequate ripple current carrying capability to handle the total RMS current. Figure 24 shows a typical input current. Equation 6 shows the RMS input current. The RMS input current contains the DC load current and the inductor ripple current. As shown in equation 5, the inductor ripple current is unrelated to the load current. The maximum RMS input current occurs at the maximum output current. The maximum power dissipation in the input capacitor equals the square of the maximum RMS input current times the input capacitor's total ESR.

$$I_{IN_RMS} = \sqrt{\frac{1}{Ts} \cdot \int_{0}^{Ts} f^{2}(t) \cdot dt}$$
$$= I_{OUT} \cdot \sqrt{T_{ON} \cdot Fs} \cdot \sqrt{1 + \frac{1}{3} \cdot \left(\frac{\Delta I}{I_{OUT}}\right)^{2}} (6)$$

The voltage rating of the input capacitor needs to be greater than the maximum input voltage because of high frequency ringing at the phase node. The typical percentage is 25%.

Output Capacitor Selection

Selection of the output capacitor requires meeting voltage overshoot requirements during load removal, and meeting steady state output ripple voltage requirements. The output capacitor is the most expensive converter component and increases the overall system cost. The output capacitor decoupling in the converter typically includes the low frequency capacitor, such as Specialty Polymer Aluminum, and mid frequency ceramic capacitors.

The first purpose of output capacitors is to provide current when the load demand exceeds the inductor current, as shown in Figure 25. Equation 7 shows the charge requirement for a certain load step. The advantage provided by the IR3865 at a load step is the reduced delay compared to a fixed frequency control method. If the load increases right after the PWM signal goes low, the longest delay will be equal to the minimum lower gate on-time as shown in the Electrical Specification table. The IR3865 also reduces the inductor current slew time, the time it takes for the inductor current to reach equality with the output current, by increasing the switching frequency up to $1/(T_{ON} + Min Off$ Time). This results in reduced recovery time.




Figure 25. Charge Requirement during Load Step

$$Q = C \cdot V = 0.5 \cdot I_{\text{STEP}} \cdot \Delta t \quad (7a)$$
$$C_{\text{OUT}} = \frac{1}{V_{\text{DROP}}} \left[\frac{1}{2} \cdot \frac{L \cdot I_{\text{STEP}}^2}{(V_{\text{IN}} - V_{\text{OUT}})} \right] (7b)$$

COMPONENT SELECTION

The output voltage drop, V_{DROP} , initially depends on the characteristic of the output capacitor. V_{DROP} is the sum of the equivalent series inductance (ESL) of the output capacitor times the rate of change of the output current and the ESR times the change of the output current.

VESR is usually much greater than VESL. The IR3865 requires a total ESR such that the ripple voltage at the FB pin is greater than 7mV. The second purpose of the output capacitor is to minimize the overshoot of the output voltage when the load decreases as shown in Figure 26. By using the law of energy before and after the load removal, equation 8 shows the output capacitance requirement for a load step down.




Figure 26. Typical Output Voltage Response Waveform

Boot Capacitor Selection

The boot capacitor starts the cycle fully charged to a voltage of VB(0). Cg equals 0.6nF in IR3865. Choose a sufficiently small ΔV such that VB(0)- ΔV exceeds the maximum gate threshold voltage to turn on the upper MOSFET.

$$C_{BOOT} = C_g \cdot \left(\frac{V_B(0)}{\Delta V} - 1\right) \quad (9)$$

Choose a boot capacitor value larger than the calculated C_{BOOT} in equation 9. Equation 9 is based on charge balance at CCM operation. Usually the boot capacitor will be discharged to a much lower voltage when the circuit is operating in DCM mode at light load, due to much longer lower MOSFET off time and the bias current drawn by the IC. Boot capacitance needs to be increased if insufficient turn-on of the upper MOSFET is observed at light load, typically larger than 0.1µF is needed. The voltage rating of this part needs to be larger than VB(0) plus the desired derating voltage. Its ESR and ESL needs to be low in order to allow it to deliver the large current and di/dt's which drive MOSFETs most efficiently. In support of these requirements a ceramic capacitor should be chosen.

DESIGN EXAMPLE

Design Criteria:

Input Voltage, VIN = 7V to 16V Output Voltage, VOUT = 1.5V Switching Frequency, Fs = 300kHz Inductor Ripple Current, $2\Delta I = 2A$ Maximum Output Current, IOUT = 10AOver Current Trip, IOC = 15AOvershoot Allowance for 5A Load Step Down, VOS = VOUT + 75mV Undershoot Allowance for 5A Load Step Up, VDROP = 75mV

Find R_{FF} :

 $R_{\rm FF} = \frac{1.5V}{1V \cdot 20\,pF \cdot 300 \text{kHz}} = 250\,\text{k}\Omega$

Pick a standard value 255 k Ω , 1% resistor.

Find R_{SET} :

$$R_{\text{SET}} = \frac{10.7 \text{m}\Omega \cdot 15A}{19\mu A} = 8.4 \text{k}\Omega$$

Pick a 8.45k Ω , 1% standard resistor.

Find a resistive voltage divider for $V_{OUT} = 1.5V$:

$$V_{\rm FB} = \frac{R_2}{R_2 + R_1} \cdot V_{\rm OUT} = 0.5V$$

 $R_2 = 1.40k\Omega$, $R_1 = 2.80 k\Omega$, both 1% standard resistors.

Choose the soft start capacitor:

Once the soft start time has chosen, such as 1000us to reach to the reference voltage, a 22nF for C_{SS} is used to meet 1000µs.

Choose an inductor to meet the design specification:

$$L = \frac{V_{OUT} \cdot (V_{IN} - V_{OUT})}{V_{IN} \cdot 2\Delta I \cdot F_s}$$
$$= \frac{1.5V \cdot (16V - 1.5V)}{16V \cdot 2A \cdot 300 kHz}$$
$$= 2.3 \mu H$$

Choose an inductor with the lowest DCR and AC power loss as possible to increase the overall system efficiency. For instance, choose a PIMB104T-2R2MS-39 manufactured by CYNTEC. The inductance of this part is 2.2μ H and has $6.0m\Omega$ DCR. Ripple current needs to be recalculated using the chosen inductor.

 $2\Delta I = \frac{1.5V \cdot (16V - 1.5V)}{16V \cdot 2.2\,\mu H \cdot 300 kHz} = 2.1A$

IR3865MPBF

Choose an input capacitor:

$$I_{\text{IN}_{\text{RMS}}} = 10A \cdot \sqrt{\frac{1.5V}{16V}} \cdot \sqrt{1 + \frac{1}{3} \cdot \left(\frac{2.1A/2}{10A}\right)^2} = 3.1A$$

A Panasonic 10μ F (ECJ3YB1E106M) accommodates 6 Arms of ripple current at 300kHz. Due to the chemistry of multilayer ceramic capacitors, the capacitance varies over temperature and operating voltage, both AC and DC. One 10μ F capacitor is recommended. In a practical solution, one 1μ F capacitor is required along with 10μ F. The purpose of the 1μ F capacitor is to suppress the switching noise and deliver high frequency current.

Choose an output capacitor:

To meet the undershoot and overshoot specification, equation 7b and 8 will be used to calculate the minimum output capacitance. As a result, 240μ F will be needed for 5A load removal. To meet the stability requirement, choose an output capacitors with ESR larger than $10m\Omega$. Combine those two requirements, one can choose a set of output capacitors from manufactures such as SP-Cap (Specialty Polymer Capacitor) from Panasonic or POSCAP from Sanyo. A 330μ F (EEFUE0E331XR) from Panasonic with $10m\Omega$ ESR will meet both requirements.

If an all ceramic output capacitor solution is desired, the external slope injection circuit composed of R6, C13, and C14 is required as explained in the *Stability Consideration* Section. In this design example, we can choose C14 = 1nF and C13 = 100nF. To calculate the value of R6 with PIMB104T-2R2MS-39 as our inductor:

$$R_6 = \frac{L}{DCR \cdot C_{13}}$$
$$= \frac{2.2 \mu H}{6.0m\Omega \cdot 100nF}$$
$$= 3.67 k\Omega$$

Pick a standard value for $R6 = 3.65k\Omega$.

STABILITY CONSIDERATIONS

- Constant-on-time control is a fast, ripple based control scheme. Unstable operation can occur if certain conditions are not met. The system instability is usually caused by:
- · Switching noise coupled to FB input:

This causes the PWM comparator to trigger prematurely after the 400ns minimum on-time for lower MOSFET. It will result in double or multiple pulses every switching cycle instead of the expected single pulse. Double pulsing can causes higher output voltage ripple, but in most application it will not affect operation. This can usually be prevented by careful layout of the ground plane and the FB sensing trace.

• Steady state ripple on FB pin being too small:

The PWM comparator in IR3865 requires minimum 7mVp-p ripple voltage to operate stably. Not enough ripple will result in similar double pulsing issue described above. Solving this may require using output capacitors with higher ESR.

• ESR loop instability:

The stability criteria of constant on-time is: ESR*Cout>Ton/2. If ESR is too small that this criteria is violated then sub-harmonic oscillation will occur. This is similar to the instability problem of peak-current-mode control with D>0.5. Increasing ESR is the most effective way to stabilize the system, but the tradeoff is the larger output voltage ripple. • System with all ceramic output capacitors:

For applications with all ceramic output capacitors, the ESR is usually too small to stability criteria. meet the In these applications, external slope compensation is necessary to make the loop stable. The ramp injection circuit, composed of R6, C13, and C14, shown in Figure 7 is required. The inductor current ripple sensed by R6 and C13 is AC coupled to the FB pin through C14. C14 is usually chosen between 1 to 10nF, and C13 between 10 to 100nF. R6 should then be chosen such that L/DCR = C13*R6.

• System with electrolytic output capacitors:

The electrolytic capacitors usually have higher ESL than POSCAPs and ceramic capacitors. The effect of high ESL is undesirable spike on the FB node causing false trigger of a new switching cycle. The ESR of electrolytic capacitors also comes in a wide range, such that in some cases we need to filter out the spikes caused by its high ESL while providing injected ripple to compensate for low ESR. The circuit composed of R13, C24, and C14 shown in Figure 7 acts as a filter and a ramp generator. As an example, if two Nichicon 1000uF, PW-series, 16V through hole electrolytic capacitor are used for 12Vin, 5Vout, and 300kHz switching; the suggested compensation values are: R13 = 20Ω , C24 = 1uF, and C14 = 1000pF. Equations for determining these values have not been established. If electrolytic or other high ESL capacitors are required. IR's application team will gladly assist you to determine an optimal compensation scheme.

LAYOUT RECOMMENDATIONS

Bypass Capacitor:

As VCC bypass capacitor, a 1 μ F high quality ceramic capacitor should be placed on the same side as the IR3865 and connected to VCC and PGND pins directly. A 1 μ F ceramic capacitor should be connected from 3VCBP to AGND to avoid noise coupling into controller circuits. For single-ground designs, a resistor (R12) in the range of 5 to 10 Ω in series with the 1 μ F capacitor as shown in Figure 7 is recommended.

Boot Circuit:

 C_{BOOT} should be placed near the BOOT and PHASE pins to reduce the impedance when the upper MOSFET turns on.

Power Stage:

Figure 27 shows the current paths and their directions for the on and off periods. The on time path has low average DC current and high AC current. Therefore, it is recommended to place the input ceramic capacitor, upper, and lower MOSFET in a tight loop as shown in Figure 27.

The purpose of the tight loop from the input ceramic capacitor is to suppress the high frequency (10MHz range) switching noise and reduce Electromagnetic Interference (EMI). If this path has high inductance, the circuit will cause voltage spikes and ringing, and increase the switching loss. The off time path has low AC and high average DC current. Therefore, it should be laid out with a tight loop and wide trace at both ends of the inductor. Lowering the loop resistance reduces the power loss. The typical resistance value of 1-ounce copper thickness is $0.5m\Omega$ per square inch.





Figure 27. Current Path of Power Stage


PCB Metal and Components Placement

Lead lands (the 13 IC pins) width should be equal to nominal part lead width. The minimum lead to lead spacing should be ≥ 0.2 mm to minimize shorting.

Lead land length should be equal to maximum part lead length + 0.3 mm outboard extension. The outboard extension ensures a large toe fillet that can be easily inspected.

Pad lands (the 4 big pads) length and width should be equal to maximum part pad length and width. However, the minimum metal to metal spacing should be no less than 0.17mm for 2 oz. Copper, or no less than 0.1mm for 1 oz. Copper, or no less than 0.23mm for 3 oz. Copper.






Soldermask

Solder Resist

It is recommended that the lead lands are Non Solder Mask Defined (NSMD). The solder resist should be pulled away from the metal lead lands by a minimum of 0.025mm to ensure NSMD pads.

The land pad should be Solder Mask Defined (SMD), with a minimum overlap of the solder resist onto the copper of 0.05mm to accommodate solder resist misalignment.


Ensure that the solder resist in between the lead lands and the pad land is \geq 0.15mm due to the high aspect ratio of the solder resist strip separating the lead lands from the pad land.




Stencil Design

The Stencil apertures for the lead lands should be approximately 80% of the area of the lead lads. Reducing the amount of solder deposited will minimize the occurrences of lead shorts. If too much solder is deposited on the center pad the part will float and the lead lands will open.

The maximum length and width of the land pad stencil aperture should be equal to the solder resist opening minus an annular 0.2mm pull back in order to decrease the risk of shorting the center land to the lead lands when the part is pushed into the solder paste.



Stencil Aperture All Dimensions in mm



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 This product has been designed and qualified for the Industrial Market (Note 2) Visit us at www.irf.com for sales contact information Data and specifications subject to change without notice. 03/12