

PIC17C4X

High-Performance 8-Bit CMOS EPROM/ROM Microcontroller

Devices included in this data sheet:

- PIC17CR42
- PIC17C42A
- PIC17C43
- PIC17CR43
- PIC17C44
- PIC17C42 (new designs should use PIC17C42A)

Microcontroller Core Features:

- Only 58 single word instructions to learn
- All single cycle instructions (121 ns) except for program branches and table reads/writes which are two-cycle
- Operating speed:

☆

- DC 33 MHz clock input
- DC 121 ns instruction cycle

Davias	Program N	lemory	Data Memory	
Device	EPROM			
PIC17C42	2K	-	232	
PIC17CR42	-	2K	232	
PIC17C42A	2K	-	232	
PIC17C43	4K	-	454	
PIC17CR43	-	4K	454	
PIC17C44	8K	-	454	

★ • Hardware Multiplier

(Not available on the PIC17C42)

- · Interrupt capability
- 16 levels deep hardware stack
- · Direct, indirect and relative addressing modes
- Internal/External program memory execution
- 64K x 16 addressable program memory space

Peripheral Features:

- 33 I/O pins with individual direction control
- High current sink/source for direct LED drive
- RA2 and RA3 are open drain, high voltage (12V), high current (60 mA), I/O
- Two capture inputs and two PWM outputs
- Captures are 16-bit, max resolution 160 ns
- PWM resolution is 1- to 10-bit
- TMR0: 16-bit timer/counter with 8-bit programmable prescaler

TMR1: 8-bit timer/counter

Pin Diagram

PDIP, CERDIP, Windowed CERDIP

, = , .		
VDD → RC0/AD0 → RC1/AD1 → RC2/AD2 → RC3/AD3 → RC4/AD4 → RC5/AD5 → RC6/AD6 → RC7/AD7 → RB0/CAP1 → RB1/CAP2 → RB3/PWM1 → RB5/TCLK3 → RB6 → RB6 → RB7 ←	1 44 2 33 3 33 4 33 5 33 6 33 7 PiC 10 TC 11 33 11 110 12 22 13 22 14 22 15 22 16 22 17 22 18 22 19 22	Image: Constraint of the second se
OSC1/CLKIN[20 2 ¹	

- TMR2: 8-bit timer/counter
- TMR3: 16-bit timer/counter
- Universal Synchronous Asynchronous Receiver Transmitter (USART/SCI)

Special Microcontroller Features:

- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Code-protection
- · Power saving SLEEP mode
- · Selectable oscillator options

CMOS Technology:

- Low-power, high-speed CMOS EPROM/ROM technology
- · Fully static design
- Wide operating voltage range (2.5V to 6.0V)
- · Commercial and Industrial Temperature Range
- · Low-power consumption
 - < 5 mA @ 5V, 4 MHz
 - 100 µA typical @ 4.5V, 32 kHz
 - <1 μA typical standby current @ 5V

Pin Diagrams Cont.'d




TABLE OF CONTENTS

1.0	Overview	·	5
2.0	PIC17C4	X Device Varieties	7
3.0	Architectu	ural Overview	9
4.0	Reset		15
5.0	Interrupts	5	21
6.0	Memory (Organization	
7.0	Table Re	ads and Table Writes	43
8.0	Hardware	e Multiplier	
9.0	I/O Ports		53
10.0	Overview	r of Timer resources	65
-			-
		imer2, Timer3, PWMs and Captures	
13.0	Universal	Synchronous Asynchronous Receiver Transmitter (USART) Module	83
		eatures of the CPU	
15.0	Instructio	n Set Summary	107
16.0	Developn	nent Support	143
17.0	PIC17C4	2 Electrical Characteristics	147
18.0	PIC17C4	2 DC and AC Characteristics	163
19.0	PIC17CR	242/42A/43/R43/44 Electrical Characteristics	175
20.0	PIC17CR	42/42A/43/R43/44 DC and AC Characteristics	193
21.0	Packagin	g Information	205
Appe	ndix A:	Modifications	211
Appe	ndix B:	Compatibility	211
Appe	ndix C:	What's New	212
Appe	ndix D:	What's Changed	212
Appe	ndix E:	PIC16/17 Microcontrollers	213
Appe	ndix F:	Errata for PIC17C42 Silicon	221
Conn	ecting to	Microchip BBS	236
Read	ler Respo	nse	237

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC17C43, PIC17C43, PIC17C44 are described in this section.

Applicable Devices 42 R42 42A 43 R43 44

To Our Valued Customers:

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error from the previous version of the PIC17C4X Data Sheet (Literature Number DS30412A), please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

To assist you in the use of this document, Appendix C contains a list of new information in this data sheet, while Appendix D contains information that has changed

NOTES:

1.0 OVERVIEW

This data sheet covers the PIC17C4X group of the PIC17CXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C42
- PIC17CR42
- PIC17C42A
- PIC17C43
- PIC17CR43
- PIC17C44

The PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, and PIC17C44 devices include architectural enhancements over the PIC17C42. These enhancements will be discussed throughout this data sheet.

The PIC17C4X devices are 40/44-Pin, EPROM/ROM-based members of the versatile PIC17CXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC17CXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 55 instructions (reduced instruction set) are available in the PIC17C42 and 58 instructions in all the other devices. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications all devices, except the PIC17C42, have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C4X devices have up to 454 bytes of RAM and 33 I/O pins. In addition, the PIC17C4X adds several peripheral features useful in many high performance applications including:

- · Four timer/counters
- Two capture inputs
- Two PWM outputs
- A Universal Synchronous Asynchronous Receiver Transmitter (USART)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal, and the EC is for external clock input. The SLEEP (power-down) mode offers additional power saving. The user can wake-up the chip from SLEEP through several external and internal interrupts and device resets.

There are four configuration options for the device operational modes:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction.

Table 1-1 lists the features of the PIC17C4X devices.

A UV-erasable CERDIP-packaged version is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC17C4X fits perfectly in applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications. Other applications that require extremely fast execution of complex software programs or the flexibility of programming the software code as one of the last steps of the manufacturing process would also be well suited. The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options make the PIC17C4X ideal for applications with space limitations that require high performance. High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C4X ideal for a wide range of embedded control applications.

1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X and PIC16CXX families of microcontrollers will see the architectural enhancements that have been implemented. These enhancements allow the device to be more efficient in software and hardware requirements. Please refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXX family of devices (Appendix B).

1.2 Development Support

The PIC17CXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler, and fuzzy logic support tools.

^{© 1996} Microchip Technology Inc.

TABLE 1-1: PIC17CXX FAMILY OF DEVICES

Features		PIC17C42	PIC17CR42	PIC17C42A	PIC17C43	PIC17CR43	PIC17C44
Maximum Frequency of Operation		25 MHz	33 MHz				
Operating Voltage Range		4.5 - 5.5V	2.5 - 6.0V				
Program Memory x16	(EPROM)	2K	-	2K	4K	-	8K
	(ROM)	-	2K	-	-	4K	-
Data Memory (bytes)		232	232	232	454	454	454
Hardware Multiplier (8 x 8))	-	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit post	scaler)	Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes
Capture inputs (16-bit)		2	2	2	2	2	2
PWM outputs (up to 10-bit	t)	2	2	2	2	2	2
USART/SCI		Yes	Yes	Yes	Yes	Yes	Yes
Power-on Reset		Yes	Yes	Yes	Yes	Yes	Yes
Watchdog Timer		Yes	Yes	Yes	Yes	Yes	Yes
External Interrupts		Yes	Yes	Yes	Yes	Yes	Yes
Interrupt Sources		11	11	11	11	11	11
Program Memory Code P	rotect	Yes	Yes	Yes	Yes	Yes	Yes
I/O Pins		33	33	33	33	33	33
I/O High Current Capabil-	Source	25 mA					
ity Sink		25 mA ⁽¹⁾					
Package Types		40-pin DIP					
		44-pin PLCC					
		44-pin MQFP					
			44-pin TQFP				

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

2.0 PIC17C4X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C4X Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C4X Product Identification System" at the back of this data sheet to specify the correct part number.

For the PIC17C4X family of devices, there are four device "types" as indicated in the device number:

- C, as in PIC17C42. These devices have EPROM type memory and operate over the standard voltage range.
- 2. LC, as in PIC17LC42. These devices have EPROM type memory, operate over an extended voltage range, and reduced frequency range.
- 3. **CR**, as in PIC17**CR**42. These devices have ROM type memory and operate over the standard voltage range.
- 4. LCR, as in PIC17LCR42. These devices have ROM type memory, operate over an extended voltage range, and reduced frequency range.

2.1 UV Erasable Devices

The UV erasable version, offered in CERDIP package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's PRO MATETM programmer supports programming of the PIC17C4X. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTPSM) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

For information on submitting ROM code, please contact your regional sales office.

 NOTES:

3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17C4X can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17C4X uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17C4X opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17C4X can address up to 64K x 16 of program memory space.

The **PIC17C42** and **PIC17C42A** integrate 2K x 16 of EPROM program memory on-chip, while the **PIC17CR42** has 2K x 16 of ROM program memory on-chip.

The **PIC17C43** integrates 4K x 16 of EPROM program memory, while the **PIC17CR43** has 4K x 16 of ROM program memory.

The **PIC17C44** integrates 8K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. This increases performance and decreases program memory usage. The PIC17CXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C4X devices (except the PIC17C42) have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.

Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

EXAMPLE 3-1: SIGNED MATH

Hex Value	Signed Value Math	Unsigned Value Math
FFh + 01h	-127 + 1	255 + 1
= ?	= -126 (FEh)	= 0 (00h); Carry bit = 1


Signed math requires the result in REG to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

Simplified block diagrams are shown in Figure 3-1 and Figure 3-2. The descriptions of the device pins are listed in Table 3-1.

© 1996 Microchip Technology Inc.

PIC17C4X








TABLE 3-1:	PINO	UT DES	SCRIP	IION3		
Name	DIP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	19	21	37	I	ST	Oscillator input in crystal/resonator or RC oscillator mode. External clock input in external clock mode.
OSC2/CLKOUT	20	22	38	0	_	Oscillator output. Connects to crystal or resonator in crystal oscillator mode. In RC oscillator or external clock modes OSC2 pin outputs CLKOUT which has one fourth the frequency of OSC1 and denotes the instruction cycle rate.
MCLR/VPP	32	35	7	I/P	ST	Master clear (reset) input/Programming Voltage (VPP) input. This is the active low reset input to the chip.
						PORTA is a bi-directional I/O Port except for RA0 and RA1 which are input only.
RA0/INT	26	28	44	I	ST	RA0/INT can also be selected as an external interrupt input. Interrupt can be configured to be on positive or negative edge.
RA1/T0CKI	25	27	43	I	ST	RA1/T0CKI can also be selected as an external interrupt input, and the interrupt can be configured to be on posi- tive or negative edge. RA1/T0CKI can also be selected to be the clock input to the Timer0 timer/counter.
RA2	24	26	42	I/O	ST	High voltage, high current, open drain input/output port pins.
RA3	23	25	41	I/O	ST	High voltage, high current, open drain input/output port pins.
RA4/RX/DT	22	24	40	I/O	ST	RA4/RX/DT can also be selected as the USART (SCI) Asynchronous Receive or USART (SCI) Synchronous Data.
RA5/TX/CK	21	23	39	I/O	ST	RA5/TX/CK can also be selected as the USART (SCI) Asynchronous Transmit or USART (SCI) Synchronous Clock.
						PORTB is a bi-directional I/O Port with software configurable weak pull-ups.
RB0/CAP1	11	13	29	I/O	ST	RB0/CAP1 can also be the CAP1 input pin.
RB1/CAP2	12	14	30	I/O	ST	RB1/CAP2 can also be the CAP2 input pin.
RB2/PWM1	13	15	31	I/O	ST	RB2/PWM1 can also be the PWM1 output pin.
RB3/PWM2	14	16	32	I/O	ST	RB3/PWM2 can also be the PWM2 output pin.
RB4/TCLK12	15	17	33	I/O	ST	RB4/TCLK12 can also be the external clock input to Timer1 and Timer2.
RB5/TCLK3	16	18	34	I/O	ST	RB5/TCLK3 can also be the external clock input to Timer3.
RB6	17	19	35	I/O	ST	
RB7	18	20	36	I/O	ST	
						PORTC is a bi-directional I/O Port.
RC0/AD0	2	3	19	I/O	TTL	This is also the lower half of the 16-bit wide system bus
RC1/AD1	3	4	20	I/O	TTL	in microprocessor mode or extended microcontroller
RC2/AD2	4	5	21	I/O	TTL	mode. In multiplexed system bus configuration, these pins are address output as well as data input or output.
RC3/AD3	5	6	22	I/O	TTL	prins are address output as well as data input of output.
RC4/AD4	6	7	23	I/O	TTL	
RC5/AD5	7	8	24	I/O	TTL	
RC6/AD6	8	9	25	I/O	TTL	
RC7/AD7	9	10	26	I/O	TTL	

TABLE 3-1:PINOUT DESCRIPTIONS

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

TABLE 3-1.						
Name	DIP No.	PLCC No.	QFP No.	I/O/P Type	Buffer Type	Description
						PORTD is a bi-directional I/O Port.
RD0/AD8	40	43	15	I/O	TTL	This is also the upper byte of the 16-bit system bus in
RD1/AD9	39	42	14	I/O	TTL	microprocessor mode or extended microprocessor mode
RD2/AD10	38	41	13	I/O	TTL	or extended microcontroller mode. In multiplexed system
RD3/AD11	37	40	12	I/O	TTL	bus configuration these pins are address output as well as data input or output.
RD4/AD12	36	39	11	I/O	TTL	
RD5/AD13	35	38	10	I/O	TTL	
RD6/AD14	34	37	9	I/O	TTL	
RD7/AD15	33	36	8	I/O	TTL	
						PORTE is a bi-directional I/O Port.
RE0/ALE	30	32	4	I/O	TTL	In microprocessor mode or extended microcontroller mode, it is the Address Latch Enable (ALE) output. Address should be latched on the falling edge of ALE output.
RE1/OE	29	31	3	I/O	TTL	In microprocessor or extended microcontroller mode, it is the Output Enable (OE) control output (active low).
RE2/WR	28	30	2	I/O	TTL	In microprocessor or extended microcontroller mode, it is the Write Enable (WR) control output (active low).
TEST	27	29	1	I	ST	Test mode selection control input. Always tie to Vss for nor- mal operation.
Vss	10, 31	11, 12, 33, 34	5, 6, 27, 28	Р		Ground reference for logic and I/O pins.
Vdd	1	1, 44	16, 17	Р		Positive supply for logic and I/O pins.

TABLE 3-1: PINOUT DESCRIPTIONS

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

3.1 Clocking Scheme/Instruction Cycle

The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 3-3.

3.2 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 3-2).

A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).





FIGURE 3-3: CLOCK/INSTRUCTION CYCLE

EXAMPLE 3-2: INSTRUCTION PIPELINE FLOW



4.0 RESET

The PIC17CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- WDT Reset (normal operation)

Some registers are not affected in any reset condition; their status is unknown on POR and unchanged in any other reset. Most other registers are forced to a "reset state" on Power-on Reset (POR), on $\overline{\text{MCLR}}$ or WDT Reset and on $\overline{\text{MCLR}}$ reset during SLEEP. They are not affected by a WDT Reset during SLEEP, since this reset is viewed as the resumption of normal operation. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 4-3. These bits are used in software to determine the nature of reset. See Table 4-4 for a full description of reset states of all registers.

Note: While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 4-1.

4.1 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), and Oscillator Start-up</u> <u>Timer (OST)</u>

4.1.1 POWER-ON RESET (POR)

The Power-on Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V -2.3V). The PIC17C42 does not produce an internal reset when VDD declines. All other devices will produce an internal reset for both rising and falling VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

4.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from rising edge of the POR signal and after the first rising edge of $\overline{\text{MCLR}}$ (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows the VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and to VDD and temperature. See DC parameters for details.




FIGURE 4-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT

© 1996 Microchip Technology Inc.

4.1.3 OSCILLATOR START-UP TIMER (OST)

The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after $\overline{\text{MCLR}}$ is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of time-out is a function of the crystal/resonator frequency.

4.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 4-1 shows the times that are associated with the oscillator configuration. Figure 4-2 and Figure 4-3 display these time-out sequences.

If the device voltage is not within electrical specification at the end of a time-out, the $\overline{\text{MCLR}}$ /VPP pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

TABLE 4-1:TIME-OUT IN VARIOUSSITUATIONS

Oscillator Configuration	Power-up	Wake up from SLEEP	MCLR Reset
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc	—
EC, RC	Greater of: 96 ms or 1024Tosc		—

The time-out sequence begins from the first rising edge of $\overline{\text{MCLR}}$.

Table 4-3 shows the reset conditions for some special registers, while Table 4-4 shows the initialization conditions for all the registers. The shaded registers (in Table 4-4) are for all devices except the PIC17C42. In the PIC17C42, the PRODH and PRODL registers are general purpose RAM.

TABLE 4-2:STATUS BITS AND THEIR
SIGNIFICANCE

TO	PD	Event
1	1	Power-on Reset, MCLR Reset during normal operation, or CLRWDT instruction executed
1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
0	1	WDT Reset during normal operation
0	0	WDT Reset during SLEEP

In Figure 4-2, Figure 4-3 and Figure 4-4, TPWRT > TOST, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST would be greater.

TABLE 4-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER

Event		PCH:PCL	CPUSTA	OST Active
Power-on Reset		0000h	11 11	Yes
MCLR Reset during normal ope	ration	0000h	11 11	No
MCLR Reset during SLEEP		0000h	11 10	Yes (2)
WDT Reset during normal operation	ation	0000h	11 01	No
WDT Reset during SLEEP ⁽³⁾		0000h	11 00	Yes (2)
Interrupt wake-up from SLEEP	GLINTD is set	PC + 1	11 10	Yes (2)
	GLINTD is clear	PC + 1 ⁽¹⁾	10 10	_{Yes} (2)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.

2: The OST is only active when the Oscillator is configured for XT or LF modes.

3: The Program Counter = 0, that is the device branches to the reset vector. This is different from the mid-range devices.




FIGURE 4-2: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)

FIGURE 4-3: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD)




FIGURE 4-4: SLOW RISE TIME (MCLR TIED TO VDD)




FIGURE 4-5: OSCILLATOR START-UPTIME




FIGURE 4-6: USING ON-CHIP POR




FIGURE 4-7: BROWN-OUT PROTECTION CIRCUIT 1






FIGURE 4-8: PIC17C42 EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



- Note 1: An external Power-on Reset circuit is required only if VDD power-up time is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
 - 2: R < 40 k Ω is recommended to ensure that the voltage drop across R does not exceed 0.2V (max. leakage current spec. on the \overline{MCLR}/VPP pin is 5 μ A). A larger voltage drop will degrade VIH level on the \overline{MCLR}/VPP pin.
 - 3: R1 = 100Ω to 1 k Ω will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or (Electrical Overstress) EOS.

FIGURE 4-9: BROWN-OUT PROTECTION CIRCUIT 2



This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

Register	Address	Power-on Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
UNBANKED	I		1	
INDF0	00h	0000 0000	0000 0000	0000 0000
FSR0	01h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	02h	0000h	0000h	PC + 1 ⁽²⁾
PCLATH	03h	0000 0000	0000 0000	
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu
TOSTA	05h	0000 000-	0000 000-	0000 000-
CPUSTA ⁽³⁾	06h	11 11	11 qq	uu qq
INTSTA	07h	0000 0000	0000 0000	uuuu uuuu ⁽¹⁾
INDF1	08h	0000 0000	0000 0000	
FSR1	09h	XXXX XXXX	uuuu uuuu	uuuu uuuu
WREG	0Ah	XXXX XXXX	uuuu uuuu	
TMR0L	0Bh	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR0H	0Ch	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLPTRL ⁽⁴⁾	0Dh	XXXX XXXX	uuuu uuuu	นนนน นนนน
TBLPTRH ⁽⁴⁾	0Eh	XXXX XXXX	uuuu uuuu	uuuu uuuu
TBLPTRL (5)	0Dh	0000 0000	0000 0000	uuuu uuuu
TBLPTRH ⁽⁵⁾	0Eh	0000 0000	0000 0000	<u>uuuu</u> uuuu
BSR	0Fh	0000 0000	0000 0000	
BANK 0			1	
PORTA	10h	0-xx xxxx	0-uu uuuu	<u>uuuu</u> uuuu
DDRB	11h	1111 1111	1111 1111	
PORTB	12h	XXXX XXXX	uuuu uuuu	uuuu uuuu
RCSTA	13h	0000 -00x	0000 -00u	uuuu -uuu
RCREG	14h	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXSTA	15h	00001x	00001u	uuuuuu
TXREG	16h	XXXX XXXX	uuuu uuuu	นนนน นนนน
SPBRG	17h	XXXX XXXX	սսսս սսսս	นนนน นนนน
BANK 1				
DDRC	10h	1111 1111	1111 1111	uuuu uuuu
PORTC	11h	XXXX XXXX	uuuu uuuu	นนนน นนนน
DDRD	12h	1111 1111	1111 1111	นนนน นนนน
PORTD	13h	XXXX XXXX	uuuu uuuu	uuuu uuuu
DDRE	14h	111	111	uuu
PORTE	15h	xxx	uuu	uuu
PIR	16h	0000 0010	0000 0010	uuuu uuuu ⁽¹⁾
PIE	17h	0000 0000	0000 0000	uuuu uuuu

TABLE 4-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 4-3 for reset value of specific condition.

4: Only applies to the PIC17C42.

5: Does not apply to the PIC17C42.

Register	Address	Power-on Reset	MCLR Reset WDT Reset	Wake-up from SLEEF through interrupt
BANK 2		-		
TMR1	10h	XXXX XXXX	սսսս սսսս	uuuu uuuu
TMR2	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3H	13h	xxxx xxxx	uuuu uuuu	นนนน นนนน
PR1	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR2	15h	xxxx xxxx	uuuu uuuu	นนนน นนนน
PR3/CA1L	16h	xxxx xxxx	นนนน นนนน	uuuu uuuu
PR3/CA1H	17h	XXXX XXXX	սսսս սսսս	սսսս սսսս
BANK 3				
PW1DCL	10h	xx	uu	uu
PW2DCL	11h	xx	uu	uu
PW1DCH	12h	XXXX XXXX	นนนน นนนน	uuuu uuuu
PW2DCH	13h	XXXX XXXX	นนนน นนนน	uuuu uuuu
CA2L	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CA2H	15h	XXXX XXXX	นนนน นนนน	uuuu uuuu
TCON1	16h	0000 0000	0000 0000	uuuu uuuu
TCON2	17h	0000 0000	0000 0000	uuuu uuuu
UNBANKED				
PRODL (5)	18h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PRODH (5)	19h	xxxx xxxx	uuuu uuuu	uuuu uuuu

TABLE 4-4: INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition. Note 1: One or more bits in INTSTA, PIR will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 4-3 for reset value of specific condition.

4: Only applies to the PIC17C42.

5: Does not apply to the PIC17C42.

5.0 INTERRUPTS

The PIC17C4X devices have 11 sources of interrupt:

- External interrupt from the RA0/INT pin
- · Change on RB7:RB0 pins
- TMR0 Overflow
- TMR1 Overflow
- TMR2 Overflow
- TMR3 Overflow
- · USART Transmit buffer empty
- USART Receive buffer full
- Capture1
- Capture2
- TOCKI edge occurred

There are four registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE
- PIR

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Memory Organization section. When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts which have the same vector address). These sources are:

- · External interrupt from the RA0/INT pin
- TMR0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt


When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupt address), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral interrupt service routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

All of the individual interrupt flag bits will be set regardless of the status of their corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the interrupt service routine. When this instruction is executed, the stack is "POPed", and the GLINTD bit is cleared (to re-enable interrupts).

FIGURE 5-1: INTERRUPT LOGIC



© 1996 Microchip Technology Inc.

5.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) records the individual interrupt requests in flag bits, and contains the individual interrupt enable bits (not for the peripherals).

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR register (Figure 5-4).

Note: T0IF, INTF, T0CKIF, or PEIF will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

FIGURE 5-2: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

R - 0 PEIF	R/W - 0 TOCKIF TOIF INTF PEIE TOCKIE TOIE INTE bito INTF W = Writable bit
bit7	bit0 bit0 - n = Value at POR reset
bit 7:	 PEIF: Peripheral Interrupt Flag bit This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresponding enable bits. 1 = A peripheral interrupt is pending 0 = No peripheral interrupt is pending
bit 6:	TOCKIF : External Interrupt on TOCKI Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (18h). 1 = The software specified edge occurred on the RA1/T0CKI pin 0 = The software specified edge did not occur on the RA1/T0CKI pin
bit 5:	T0IF : TMR0 Overflow Interrupt Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (10h). 1 = TMR0 overflowed 0 = TMR0 did not overflow
bit 4:	 INTF: External Interrupt on INT Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (08h). 1 = The software specified edge occurred on the RA0/INT pin 0 = The software specified edge did not occur on the RA0/INT pin
bit 3:	 PEIE: Peripheral Interrupt Enable bit This bit enables all peripheral interrupts that have their corresponding enable bits set. 1 = Enable peripheral interrupts 0 = Disable peripheral interrupts
bit 2:	T0CKIE : External Interrupt on T0CKI Pin Enable bit 1 = Enable software specified edge interrupt on the RA1/T0CKI pin 0 = Disable interrupt on the RA1/T0CKI pin
bit 1:	T0IE : TMR0 Overflow Interrupt Enable bit 1 = Enable TMR0 overflow interrupt 0 = Disable TMR0 overflow interrupt
bit 0:	INTE : External Interrupt on RA0/INT Pin Enable bit 1 = Enable software specified edge interrupt on the RA0/INT pin 0 = Disable software specified edge interrupt on the RA0/INT pin

5.2 <u>Peripheral Interrupt Enable Register</u> (PIE)

This register contains the individual flag bits for the Peripheral interrupts.

FIGURE 5-3: PIE REGISTER (ADDRESS: 17h, BANK 1)

R/W - C RBIE	D R/W - 0 R/W	<u>// - 0</u> CIE	R = Readable bit
bit7		bit0	W = Writable bit -n = Value at POR reset
bit 7:	RBIE : PORTB Interrupt on Change Enable bit 1 = Enable PORTB interrupt on change 0 = Disable PORTB interrupt on change	L	
bit 6:	TMR3IE : Timer3 Interrupt Enable bit 1 = Enable Timer3 interrupt 0 = Disable Timer3 interrupt		
bit 5:	TMR2IE : Timer2 Interrupt Enable bit 1 = Enable Timer2 interrupt 0 = Disable Timer2 interrupt		
bit 4:	TMR1IE : Timer1 Interrupt Enable bit 1 = Enable Timer1 interrupt 0 = Disable Timer1 interrupt		
bit 3:	CA2IE : Capture2 Interrupt Enable bit 1 = Enable Capture interrupt on RB1/CAP2 pin 0 = Disable Capture interrupt on RB1/CAP2 pin		
bit 2:	CA1IE : Capture1 Interrupt Enable bit 1 = Enable Capture interrupt on RB2/CAP1 pin 0 = Disable Capture interrupt on RB2/CAP1 pin		
bit 1:	TXIE : USART Transmit Interrupt Enable bit 1 = Enable Transmit buffer empty interrupt 0 = Disable Transmit buffer empty interrupt		
bit 0:	RCIE : USART Receive Interrupt Enable bit 1 = Enable Receive buffer full interrupt 0 = Disable Receive buffer full interrupt		

5.3 <u>Peripheral Interrupt Request Register</u> (PIR)

This register contains the individual flag bits for the peripheral interrupts.

Note: These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral interrupt service routine.

FIGURE 5-4: PIR REGISTER (ADDRESS: 16h, BANK 1)

R/W - 0	0 R/W - 0 R/W - 0 R/W - 0 R/W - 0 R - 1 R - 0
RBIF	TMR3IF TMR2IF TMR1IF CA2IF CA1IF TXIF RCIF R = Readable bit
bit7	bit0 W = Writable bit -n = Value at POR reset
bit 7:	RBIF : PORTB Interrupt on Change Flag bit 1 = One of the PORTB inputs changed (Software must end the mismatch condition) 0 = None of the PORTB inputs have changed
bit 6:	TMR3IF: Timer3 Interrupt Flag bit If Capture1 is enabled (CA1/PR3 = 1) 1 = Timer3 overflowed 0 = Timer3 did not overflow
	If Capture1 is disabled (CA1/ $\overline{PR3}$ = 0) 1 = Timer3 value has rolled over to 0000h from equalling the period register (PR3H:PR3L) value 0 = Timer3 value has not rolled over to 0000h from equalling the period register (PR3H:PR3L) value
bit 5:	TMR2IF : Timer2 Interrupt Flag bit 1 = Timer2 value has rolled over to 0000h from equalling the period register (PR2) value 0 = Timer2 value has not rolled over to 0000h from equalling the period register (PR2) value
bit 4:	TMR1IF : Timer1 Interrupt Flag bit If Timer1 is in 8-bit mode (T16 = 0) 1 = Timer1 value has rolled over to 0000h from equalling the period register (PR) value 0 = Timer1 value has not rolled over to 0000h from equalling the period register (PR2) value
	If Timer1 is in 16-bit mode (T16 = 1) 1 = TMR1:TMR2 value has rolled over to 0000h from equalling the period register (PR1:PR2) value 0 = TMR1:TMR2 value has not rolled over to 0000h from equalling the period register (PR1:PR2) value
bit 3:	CA2IF : Capture2 Interrupt Flag bit 1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin
bit 2:	CA1IF : Capture1 Interrupt Flag bit 1 = Capture event occurred on RB0/CAP1 pin 0 = Capture event did not occur on RB0/CAP1 pin
bit 1:	TXIF : USART Transmit Interrupt Flag bit 1 = Transmit buffer is empty 0 = Transmit buffer is full
bit 0:	RCIF : USART Receive Interrupt Flag bit 1 = Receive buffer is full 0 = Receive buffer is empty

5.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear) or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on reset (interrupts disabled).

The RETFIE instruction allows returning from interrupt and re-enable interrupts at the same time.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with interrupt vector. There are four interrupt vectors to reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before reenabling interrupts to avoid continuous interrupts.

The PIC17C4X devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 5-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

TABLE 5-1: INTERRUPT VECTORS/ PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/ INT pin (INTF)	1 (Highest)
0010h	TMR0 overflow interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

- **Note 1:** Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GLINTD bit.
- Note 2: For the PIC17C42 only: If an interrupt occurs while the Global Interrupt Disable (GLINTD) bit is being set, the GLINTD bit may unintentionally be reenabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:
 - An interrupt occurs simultaneously with an instruction that sets the GLINTD bit.
 - 2. The program branches to the Interrupt vector and executes the Interrupt Service Routine.
 - The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GLINTD bit to be cleared (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.

The method to ensure that interrupts are globally disabled is:

 Ensure that the GLINTD bit was set by the instruction, as shown in the following code:

LOOP	BSF	CPUSTA,	GLINTD	;	Disable Global
				;	Interrupt
	BTFSS	CPUSTA,	GLINTD	;	Global Interrupt
				;	Disabled?
	GOTO	LOOP		;	NO, try again
				;	YES, continue
				;	with program
				;	low

5.5 RA0/INT Interrupt

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge, if INTEDG bit (T0STA<7>) is set, or the falling edge, if INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

5.6 TMR0 Interrupt

An overflow (FFFFh \rightarrow 0000h) in TMR0 will set the T0IF (INTSTA<5>) bit. The interrupt can be enabled/disabled by setting/clearing the T0IE control bit (INTSTA<1>). For operation of the Timer0 module, see Section 11.0.

5.7 TOCKI Interrupt

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge, if the T0SE bit (T0STA<6>) is set, or the falling edge, if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the T0CKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 14.4 for details on SLEEP operation.

5.8 Peripheral Interrupt

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit, and is a bit wise OR of all the flag bits in the PIR register AND'ed with the corresponding enable bits in the PIE register. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 14.4 for details on SLEEP operation.




FIGURE 5-5: INT PIN / TOCKI PIN INTERRUPT TIMING

5.9 Context Saving During Interrupts

During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software. Example 5-1 shows the saving and restoring of information for an interrupt service routine. The PUSH and POP routines could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved, such as PCLATH.

EXAMPLE 5-1: SAVING STATUS AND WREG IN RAM

'			
; The a	ddresses	that are used to sto	re the CPUSTA and WREG values
; must	be in th	e data memory address	range of 18h - 1Fh. Up to
; 8 loc	ations c	an be saved and resto	red using
; the M	OVFP ins	truction. This instru	ction neither affects the status
; bits,	nor cor	rupts the WREG regist	er.
;			
;			
PUSH	MOVFP	WREG, TEMP_W	; Save WREG
	MOVFP	ALUSTA, TEMP_STATUS	; Save ALUSTA
	MOVFP	BSR, TEMP_BSR	; Save BSR
ISR	:		; This is the interrupt service routine
	:		
POP	MOVFP	TEMP_W, WREG	; Restore WREG
	MOVFP	TEMP_STATUS, ALUSTA	; Restore ALUSTA
	MOVFP	TEMP_BSR, BSR	; Restore BSR
	RETFIE		; Return from Interrupts enabled

NOTES:

6.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C4X; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

6.1 Program Memory Organization

PIC17C4X devices have a 16-bit program counter capable of addressing a 64K x 16 program memory space. The reset vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 6-1).

6.1.1 PROGRAM MEMORY OPERATION

The PIC17C4X can operate in one of four possible program memory configurations. The configuration is selected by two configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller

The microcontroller and protected microcontroller modes only allow internal execution. Any access beyond the program memory reads unknown data. The protected microcontroller mode also enables the code protection feature.

The extended microcontroller mode accesses both the internal program memory as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The microprocessor mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory, and boot ROM. Table 6-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

FIGURE 6-1: PROGRAM MEMORY MAP AND STACK

	AND STACK	
	PC<15:0>]
CALL,	RETURN 1 16	1
RETFI		
	Stack Level 1]
	Stack Level 16	
		J
l t	Reset Vector] 0000h
	INT Pin Interrupt Vector]
]
	Timer0 Interrupt Vector	0010h
	T0CKI Pin Interrupt Vector	0018h
	Peripheral Interrupt Vector	0020h
		0021h
		7FFh
~		(PIC17C42, PIC17CR42,
User Memory Space (1)		PIC17C42A)
der ce		FFFh
er N Spa		(PIC17C43
n See		PIC17CR43)
		1FFFh
		(PIC17C44)
		1
ļ		FDFFh
<u>+</u>	FOSC0	FE00h
Z	FOSC1	FE01h
Configuration Memory Space	WDTPS0	FE02h
Me	WDTPS1	FE03h
bn	PM0	FE04h
Spa	Reserved	FE05h
Jul	PM1	FE06h
nfić	Reserved	FE07h
ပိ	Reserved	FE08h
		FEOEh
_	PM2 ⁽²⁾	FE0Fh FE10h
	Test EPROM	FF5Fh
		FF60h
	Boot ROM	
	L	FFFFh
Note 1: L	Jser memory space may be inter	nal external or
	oth. The memory configuration of	
	rocessor mode.	
2: T	his location is reserved on the P	PIC17C42.


TABLE 6-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM
Microprocessor	No Access	No Access
Microcontroller	Access	Access
Extended Microcontroller	Access	No Access
Protected Microcontroller	Access	Access

The PIC17C4X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

FIGURE 6-2: MEMORY MAP IN DIFFERENT MODES



6.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 6-4. The waveforms of address and data are shown in Figure 6-3. For complete timings, please refer to the electrical specification section.

FIGURE 6-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS

:	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4 Q1
AD	X	
<15:0>	Address out Data in	Address out Data out
ALE		
OE	'4'	· · · ·
WR	'1'	<u> </u>
	Read cycle	Write cycle
	rioda oyolo	White Cycle

The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 6-2 lists external memory speed requirements for a given PIC17C4X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C4X device, as well as the desired memory device to ensure compatibility.

TABLE 6-2:	EPROM MEMORY ACCESS
	TIME ORDERING SUFFIX

PIC17C4X	Instruction	EPRON	I Suffix
Oscillator Frequency	Cycle Time (Tcy)	PIC17C42	PIC17C43 PIC17C44
8 MHz	500 ns	-25	-25
16 MHz	250 ns	-12	-15
20 MHz	200 ns	-90	-10
25 MHz	160 ns	N.A.	-70
33 MHz	121 ns	N.A.	(1)

Note 1: The access times for this requires the use of fast SRAMS.

Note: The external memory interface is not supported for the LC devices.




FIGURE 6-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM

© 1996 Microchip Technology Inc.

6.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control the operation of the device.

Portions of data memory are banked, this is for both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM. SFRs are for the registers that control the peripheral functions. Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to a location outside this banked region, the BSR bits are ignored. Figure 6-5 shows the data memory map organization for the PIC17C42 and Figure 6-6 for all of the other PIC17C4X devices.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers (eight locations for the PIC17C42 device) which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 6.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 6.8.

6.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

Only the PIC17C43 and PIC17C44 devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

6.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 6-5 and Figure 6-6). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
		(1)	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾
	Bank 0	Bank 1 ⁽¹⁾	Bank 2	Bank 3
10h	Bank 0 PORTA	DDRC	TMR1	PW1DCL
10h 11h				
-	PORTA	DDRC	TMR1	PW1DCL
11h	PORTA DDRB	DDRC PORTC	TMR1 TMR2	PW1DCL PW2DCL
11h 12h	PORTA DDRB PORTB	DDRC PORTC DDRD	TMR1 TMR2 TMR3L	PW1DCL PW2DCL PW1DCH
11h 12h 13h	PORTA DDRB PORTB RCSTA	DDRC PORTC DDRD PORTD	TMR1 TMR2 TMR3L TMR3H	PW1DCL PW2DCL PW1DCH PW2DCH
11h 12h 13h 14h	PORTA DDRB PORTB RCSTA RCREG	DDRC PORTC DDRD PORTD DDRE	TMR1 TMR2 TMR3L TMR3H PR1	PW1DCL PW2DCL PW1DCH PW2DCH CA2L
11h 12h 13h 14h 15h	PORTA DDRB PORTB RCSTA RCREG TXSTA	DDRC PORTC DDRD PORTD DDRE PORTE	TMR1 TMR2 TMR3L TMR3H PR1 PR2	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H
11h 12h 13h 14h 15h 16h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1
11h 12h 13h 14h 15h 16h 17h 18h 1Fh	PORTA DDRB PORTB RCSTA RCREG TXSTA TXREG SPBRG General Purpose	DDRC PORTC DDRD PORTD DDRE PORTE PIR	TMR1 TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L	PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1

FIGURE 6-5: PIC17C42 REGISTER FILE MAP

Note 1: SFR file locations 10h - 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.

FIGURE 6-6: PIC17CR42/42A/43/R43/44 REGISTER FILE MAP

Addr	Unbanked			
00h	INDF0			
01h	FSR0			
02h	PCL			
03h	PCLATH			
04h	ALUSTA			
05h	TOSTA			
06h	CPUSTA			
07h	INTSTA			
08h	INDF1			
09h	FSR1			
0Ah	WREG			
0Bh	TMR0L			
0Ch	TMR0H			
0Dh	TBLPTRL			
0Eh	TBLPTRH			
0Fh	BSR			
	Bank 0	Bank 1 ⁽¹⁾	Bank 2 ⁽¹⁾	Bank 3 ⁽¹⁾
10h	PORTA	DDRC	TMR1	PW1DCL
11h	DDRB	PORTC	TMR2	PW2DCL
12h	PORTB	DDRD	TMR3L	PW1DCH
13h	RCSTA	PORTD	TMR3H	PW2DCH
14h	RCREG	DDRE	PR1	CA2L
15h	TXSTA	PORTE	PR2	CA2H
16h	TXREG	PIR	PR3L/CA1L	TCON1
17h	SPBRG	PIE	PR3H/CA1H	TCON2
18h	PRODL			
19h	PRODH			
1Ah				
1Fh			1	
20h	General	General		
	Purpose	Purpose		
	RAM ⁽²⁾	RAM (2)		
FFh				

- Note 1: SFR file locations 10h 17h are banked. All other SFRs ignore the Bank Select Register (BSR) bits.
 - 2: General Purpose Registers (GPR) locations 20h - FFh and 120h - 1FFh are banked. All other GPRs ignore the Bank Select Register (BSR) bits.

TABLE 6-3:	SPECIAL FUNCTION REGISTERS
-------------------	----------------------------

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (3)
Unbanke	ed		11		L	1					
00h	INDF0	Uses contents of FSR0 to address data memory (not a physical register)									
01h	FSR0	Indirect d	ata memory	address po	inter 0					xxxx xxxx	uuuu uuuu
02h	PCL	Low orde	r 8-bits of P	С						0000 0000	0000 0000
03h ⁽¹⁾	PCLATH	Holding re	egister for u	pper 8-bits o	of PC					0000 0000	uuuu uuuu
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	С	1111 xxxx	1111 uuuu
05h	TOSTA	INTEDG	TOSE	TOCS	PS3	PS2	PS1	PS0	-	0000 000-	0000 000-
06h (2)	CPUSTA	_	_	STKAV	GLINTD	TO	PD	—	_	11 11	11 qq
07h	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
08h	INDF1	Uses con	tents of FSI	R1 to addres	s data mem	ory (not a p	hysical regis	ster)			
09h	FSR1	Indirect d	ata memory	address po	inter 1					xxxx xxxx	uuuu uuuu
0Ah	WREG	Working r	egister							xxxx xxxx	uuuu uuuu
0Bh	TMR0L	TMR0 reg	TMR0 register; low byte xxxx								uuuu uuuu
0Ch	TMR0H	TMR0 reg	TMR0 register; high byte xxx								
0Dh	TBLPTRL	Low byte of program memory table pointer								(4)	(4)
0Eh	TBLPTRH	High byte of program memory table pointer								(4)	(4)
0Fh	BSR	Bank select register								0000 0000	0000 0000
Bank 0		•									
10h	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
11h	DDRB	Data direction register for PORTB									1111 1111
12h	PORTB									xxxx xxxx	uuuu uuuu
13h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h	RCREG	Serial por	t receive re	gister						xxxx xxxx	uuuu uuuu
15h	TXSTA	CSRC	CSRC TX9 TXEN SYNC — — TRMT TX9D							00001x	0000lu
16h	TXREG	Serial por	t transmit re	egister						xxxx xxxx	uuuu uuuu
17h	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
Bank 1											
10h	DDRC	Data dire	Data direction register for PORTC							1111 1111	1111 1111
11h	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuuu
12h	DDRD	Data direction register for PORTD								1111 1111	1111 1111
13h	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuuu
14h	DDRE	Data direction register for PORTE								111	111
15h	PORTE	_	—	_	_	—	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
16h	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000

x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'. The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated Legend: Note 1: from or transferred to the upper byte of the program counter.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ status bits in CPUSTA are not affected by a MCLR reset. 2:

3: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

4:

The following values are for both TBLPTRL and TBLPTRH: All PIC17C4X devices (Power-on Reset 0000 0000) and (All other resets 0000 0000) except the PIC17C42 (Power-on Reset xxxx xxxx) and (All other resets uuuu uuuu)

5: The PRODL and PRODH registers are not implemented on the PIC17C42.

			Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Power-on Reset	other resets (3)	
Bank 2											
TMR1	Timer1			xxxx xxxx	uuuu uuuu						
TMR2	Timer2	Timer2 xxx:									
TMR3L	TMR3 register; low byte xxxx xxxx 1										
TMR3H	TMR3 reg	ister; high b	oyte						xxxx xxxx	uuuu uuuu	
PR1	Timer1 pe	riod registe	er						xxxx xxxx	uuuu uuuu	
PR2	Timer2 pe	eriod registe	er						xxxx xxxx	uuuu uuuu	
PR3L/CA1L	Timer3 pe	eriod registe	er, low byte/c	apture1 regi	ster; low by	te			xxxx xxxx	uuuu uuuu	
PR3H/CA1H	Timer3 pe	Timer3 period register, high byte/capture1 register; high byte xxxx								uuuu uuuu	
Bank 3											
PW1DCL	DC1	DC0	—	—	—	—	—	—	xx	uu	
PW2DCL	DC1	DC0	TM2PW2	_	—	—	—	—	xx0	uu0	
PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu	
PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu	
CA2L	Capture2	low byte							XXXX XXXX	uuuu uuuu	
CA2H	Capture2 high byte								xxxx xxxx	uuuu uuuu	
TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000	
TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR1ON	0000 0000	0000 0000	
ed											
5) PRODL Low Byte of 16-bit Product (8 x 8 Hardware Multiply) xxxx xxxx uuuu uu								uuuu uuuu			
PRODH	High Byte of 16-bit Product (8 x 8 Hardware Multiply) xxxx xxxx uuuu uuuu										
 Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'. The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter. 2: The TO and PD status bits in CPUSTA are not affected by a MCLR reset. 3: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset. 4: The following values are for both TBLPTRL and TBLPTRH: 											
	TMR2 TMR3L TMR3H PR1 PR2 PR3L/CA1L PR3H/CA1H PW1DCL PW2DCL PW1DCH PW2DCH CA2L CA2H TCON1 TCON2 ed PRODL PRODL PRODH x = unknown, The upper by from or transfi The TO and F Other (non pc The following	TMR2 Timer2 TMR3L TMR3 reg TMR3H TMR3 reg PR1 Timer1 pe PR2 Timer2 pe PR3L/CA1L Timer3 pe PR3H/CA1H Timer3 pe PW1DCL DC1 PW2DCL DC1 PW1DCL DC9 PW2DCH DC9 CA2L Capture2 CA2H CA2ED1 TCON1 CA2ED1 TCON2 CA2OVF ed PRODL PRODH High Byte x = unknown, u = unchar The upper byte of the proform or transferred to the p	TMR2 Timer2 TMR3L TMR3 register; low b TMR3H TMR3 register; low b PR1 Timer1 period register PR2 Timer2 period register PR3L/CA1L Timer3 period register PR3H/CA1H Timer3 period register PW1DCL DC1 DC0 PW2DCL DC1 DC0 PW1DCH DC9 DC8 PW2DCH DC9 DC8 CA2L Capture2 low byte CA2H CA2H CA2ED1 CA2ED0 TCON1 CA2ED1 CA2ED0 TCON2 CA2OVF CA10VF ed PRODL Low Byte of 16-bit Pr PRODH High Byte of 16-bit Pr The upper byte of the program cour from or transferred to the upper byte The TO and PD status bits in CPUS Other (non power-up) resets included The following values are for both TB The toplowing values are for both TB	TMR2 Timer2 TMR3L TMR3 register; low byte TMR3H TMR3 register; high byte PR1 Timer1 period register PR2 Timer2 period register, low byte/c PR3L/CA1L Timer3 period register, low byte/c PR3H/CA1H Timer3 period register, low byte/c PW1DCL DC1 DC0 — PW2DCL DC1 DC0 TM2PW2 PW1DCH DC9 DC8 DC7 PW2DCH DC9 DC8 DC7 CA2L Capture2 low byte CA2EN CA1ED1 TCON1 CA2ED1 CA2ED0 CA1ED1 TCON2 CA2OVF CA10VF PW12ON ed PRODL Low Byte of 16-bit Product (8 x 8 R PRODH High Byte of 16-bit Product (8 x 8 X = unknown, u = unchanged, - = unimplementer The upper byte of the program counter is not dir from or transferred to the upper byte of the program counter is not dir from or transferred to the upper byte of the program counter is not an Other (non power-up) resets include: external re The following values are for both TBLPTRL and	TMR2 Timer2 TMR3L TMR3 register; low byte TMR3H TMR3 register; high byte PR1 Timer1 period register PR2 Timer2 period register, low byte/capture1 regi PR3L/CA1L Timer3 period register, low byte/capture1 regi PR3H/CA1H Timer3 period register, high byte/capture1 regi PW1DCL DC1 DC0 — PW2DCL DC1 DC0 TM2PW2 PW1DCH DC9 DC8 DC7 DC6 PW2DCH DC9 DC8 DC7 DC6 PW2DCH DC9 DC8 DC7 DC6 CA2L Capture2 low byte — — — CA2H Capture2 high byte — — — TCON1 CA2ED1 CA2ED0 CA1ED1 CA1ED0 TCON2 CA2OVF CA1OVF PWM2ON PWM1ON ed	TMR2 Timer2 TMR3L TMR3 register; low byte TMR3H TMR3 register; high byte PR1 Timer1 period register PR2 Timer2 period register, low byte/capture1 register; low byte PR3L/CA1L Timer3 period register, low byte/capture1 register; high byte PW1DCL DC1 DC0 — — PW1DCL DC1 DC0 TM2PW2 — — PW1DCH DC9 DC8 DC7 DC6 DC5 PW2DCH DC9 DC8 DC7 DC6 DC5 CA2L Capture2 low byte — — — — CCA2H Capture2 high byte — — — — TCON1 CA2ED1 CA1CVF PWM2ON PWM1ON CA1/PR3 ed	TMR2 Timer2 TMR3L TMR3 register; low byte TMR3H TMR3 register; high byte PR1 Timer1 period register PR2 Timer2 period register, low byte/capture1 register; low byte PR3L/CA1L Timer3 period register, low byte/capture1 register; high byte PW1DCL DC1 DC0 — — — PW1DCL DC1 DC0 TM2PW2 — — — PW1DCL DC1 DC0 TM2PW2 — — — PW1DCL DC1 DC0 TM2PW2 — — — PW1DCH DC9 DC8 DC7 DC6 DC5 DC4 PW2DCH DC9 DC8 DC7 DC6 DC5 DC4 PW2DCH DC9 DC8 DC7 DC6 DC5 DC4 CA2L Capture2 high byte	TMR2 Timer2 TMR3L TMR3 register; low byte TMR3H TMR3 register; high byte PR1 Timer1 period register PR2 Timer2 period register. PR3L/CA1L Timer3 period register, low byte/capture1 register; low byte PR3H/CA1H Timer3 period register, high byte/capture1 register; low byte PW1DCL DC1 DC0 — — — PW1DCL DC1 DC0 TM2V2 — — — PW1DCL DC1 DC0 TM2V2 — — — — PW1DCL DC1 DC0 TM2V2 — … … … … … … … … … … </td <td>TMR2 Timer2 TMR3L TMR3 register; low byte TMR3H TMR3 register; high byte PR1 Timer1 period register PR2 Timer2 period register, low byte/capture1 register; low byte PR3L/CA1L Timer3 period register, low byte/capture1 register; high byte PR3L/CA1H Timer3 period register, high byte/capture1 register; high byte PW1DCL DC1 DC0 — — — — — PW1DCL DC1 DC0 TM2PW2 — … … … … … … … …</td> <td>TMR2 Timer2 xxxx xxxx TMR3L TMR3 register; low byte xxxx xxxx TMR3H TMR3 register; high byte xxxx xxxx TMR3H Tmer1 period register xxxx xxxx PR1 Timer1 period register xxxx xxxx PR2 Timer2 period register, low byte/capture1 register; low byte xxxx xxxx PR3L/CA1L Timer3 period register, low byte/capture1 register; low byte xxxx xxxx PR3H/CA1H Timer3 period register, high byte/capture1 register; high byte xxxx xxxx PW1DCL DC1 DC0 TM2PW2 — — — — xxx PW2DCL DC1 DC0 TM2PW2 — — — — xxx xxx PW1DCL DC1 DC0 TM2PW2 — — — — xxx xxx PW1DCH DC9 DC8 DC7 DC6 DC5 DC4 DC3 DC2 xxxx xxx CA2L Capture2 low byte </td>	TMR2 Timer2 TMR3L TMR3 register; low byte TMR3H TMR3 register; high byte PR1 Timer1 period register PR2 Timer2 period register, low byte/capture1 register; low byte PR3L/CA1L Timer3 period register, low byte/capture1 register; high byte PR3L/CA1H Timer3 period register, high byte/capture1 register; high byte PW1DCL DC1 DC0 — — — — — PW1DCL DC1 DC0 TM2PW2 — … … … … … … … …	TMR2 Timer2 xxxx xxxx TMR3L TMR3 register; low byte xxxx xxxx TMR3H TMR3 register; high byte xxxx xxxx TMR3H Tmer1 period register xxxx xxxx PR1 Timer1 period register xxxx xxxx PR2 Timer2 period register, low byte/capture1 register; low byte xxxx xxxx PR3L/CA1L Timer3 period register, low byte/capture1 register; low byte xxxx xxxx PR3H/CA1H Timer3 period register, high byte/capture1 register; high byte xxxx xxxx PW1DCL DC1 DC0 TM2PW2 — — — — xxx PW2DCL DC1 DC0 TM2PW2 — — — — xxx xxx PW1DCL DC1 DC0 TM2PW2 — — — — xxx xxx PW1DCH DC9 DC8 DC7 DC6 DC5 DC4 DC3 DC2 xxxx xxx CA2L Capture2 low byte	

TABLE 6-3: SPECIAL FUNCTION REGISTERS (Cont.'d)

All PIC17C4X devices (Power-on Reset 0000 0000) and (All other resets 0000 0000) except the PIC17C42 (Power-on Reset xxxx xxxx) and (All other resets uuuu uuuu) The PRODL and PRODH registers are not implemented on the PIC17C42.

5:

Г

6.2.2.1 ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, CLRF ALUSTA will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register because these instructions do not affect any status bit. To see how other instructions affect the status bits, see the "Instruction Set Summary."

Note:	The C and DC bits operate as a borrow out								
	bit in subtraction. See the SUBLW and								
	SUBWF instructions for examples.								

Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the WREG register or a file register. For two operand instructions, one of the operands is the WREG register and the other one is either a file register or an 8-bit immediate constant.

FS3	FS2	FS1	FS0	OV	Z	DC	C	R = Readable bit
bit7						I	bit0	W = Writable bit -n = Value at POR reset (x = unknown)
bit 7-6:	01 = Post	FSR1 Mo auto-deci auto-incre 1 value do	ement FS	R1 value R1 value				
bit 5-4:	01 = Post	FSR0 Mo auto-deci auto-incre 0 value do	ement FS	R0 value R0 value				
bit 3:	sign bit (b 1 = Overfl	used for it7) to cha	nge state. ed for sign		indicates a			bit magnitude, which causes the
bit 2:		sult of an			peration is operation i			
bit 1:	For ADDW 1 = A carr $0 = No ca$		⊥w instruc the 4th lo n the 4th	w order b low order	it of the res bit of the re d.		ed	
bit 0:	1 = A carr Note that (RRCF, RL 0 = No ca	F and ADD y-out from a subtrac CF) instrue	the most tion is exe ctions, this m the mos	significan cuted by bit is load t significa	ded with eit nt bit of the	two's com her the hig	plement of	f the second operand. For rotate rder bit of the source register.

FIGURE 6-7: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

6.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) register. This register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

FIGURE 6-8: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

U - 0 — bit7	U - 0 R - 1 R - 1 U - 0 U - 0 — STKAV GLINTD TO PD — — bit0 Bit0 France R = Readable bit W = Writable bit U = Unimplemented bit, Read as '0' - r Value at POR reset Value at POR reset Value at POR reset				
bit 7-6:	Unimplemented: Read as '0'				
bit 5:	 STKAV: Stack Available bit This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh→ 0h (stack overflow). 1 = Stack is available 0 = Stack is full, or a stack overflow may have occurred (Once this bit has been cleared by a stack overflow, only a device reset will set this bit) 				
bit 4:	 GLINTD: Global Interrupt Disable bit This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt. 1 = Disable all interrupts 0 = Enables all un-masked interrupts 				
bit 3:	TO:WDT Time-out Status bit1 = After power-up or by a CLRWDT instruction0 = A Watchdog Timer time-out occurred				
bit 2:	PD : Power-down Status bit 1 = After power-up or by the CLRWDT instruction 0 = By execution of the SLEEP instruction				
bit 1-0:	Unimplemented: Read as '0'				

Г

6.2.2.3 TMR0 STATUS/CONTROL REGISTER (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RB0/INT interrupt flag. The other bits configure the Timer0 prescaler and clock source. (Figure 11-1).

FIGURE 6-9: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

<u>R/W - C</u> INTEDC		<u>R/W - 0</u> T0CS	R/W - 0 PS3	<u>R/W - 0</u> PS2	<u>R/W - 0</u> PS1	R/W - 0 PS0	U - 0	R = Readable bit
bit7	5 103E	1003	<u> </u>	F 32	-51	F30	bit0	W = Writable bit U = Unimplemented, reads as '0' -n = Value at POR reset
bit 7:	 7: INTEDG: RA0/INT Pin Interrupt Edge Select bit This bit selects the edge upon which the interrupt is detected. 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt 							
bit 6:	TOSE : Timer0 Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment. <u>When TOCS = 0</u> 1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt 0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt <u>When T0CS = 1</u> Don't care							
bit 5:	TOCS : Timer0 Clock Source Select bit This bit selects the clock source for Timer0. 1 = Internal instruction clock cycle (TCY) 0 = T0CKI pin							
bit 4-1:	PS3:PS0 : T These bits s				ner0.			
	PS3:PS0	Pre	escale Value	е				
	0000 0001 0010 0101 0100 0101 0110 0111		1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128					

6.3 <u>Stack Operation</u>

The PIC17C4X devices have a 16 x 16-bit wide hardware stack (Figure 6-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC is "PUSHed" onto the stack when a CALL instruction is executed or an interrupt is acknowledged. The stack is "POPed" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all resets. There is a stack available bit (STKAV) to allow software to ensure that the stack has not overflowed. The STKAV bit is set after a device reset. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device reset.

- **Note 1:** There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the top of stack.
- Note 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt vector.
- Note 3: After a reset, if a "POP" operation occurs before a "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occurred). If a "PUSH" operation occurs next (before another "POP"), the STKAV bit will be locked clear. Only a device reset will cause this bit to set.


After the device is "PUSHed" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

6.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 6-10 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Example 6-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the USART transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

FIGURE 6-10: INDIRECT ADDRESSING



6.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C4X has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

6.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR. A simple program to clear RAM from 20h - FFh is shown in Example 6-1.

EXAMPLE 6-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	; FSR0 = 20	h
	BCF	ALUSTA, FS1	; Increment	FSR
	BSF	ALUSTA, FSO	; after acc	ess
	BCF	ALUSTA, C	; C = 0	
	MOVLW	END_RAM + 1	;	
LP	CLRF	INDF0	; Addr(FSR)	= 0
	CPFSEQ	FSR0	; FSRO = EN	ID_RAM+1?
	GOTO	LP	; NO, clear	next
	:		; YES, All	RAM is
	:		; cleared	

6.5 <u>Table Pointer (TBLPTRL and</u> <u>TBLPTRH)</u>

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

6.6 Table Latch (TBLATH, TBLATL)

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see descriptions of instructions TABLRD, TABLWT, TLRD and TLWT). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 7.0.

6.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.

The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- · Modified by an interrupt response
- Due to destination write to PCL by an instruction

"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 6-11 and Figure 6-12 show the operation of the program counter for various situations.

FIGURE 6-11: PROGRAM COUNTER OPERATION





FIGURE 6-12: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 6-11, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged. PCLATH → PCH Opcode<7:0> → PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL \rightarrow data bus \rightarrow ALU or destination PCH \rightarrow PCLATH
- c) <u>Write instructions on PCL</u>: Any instruction that writes to PCL. 8-bit data \rightarrow data bus \rightarrow PCL PCLATH \rightarrow PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL. Read: PCL → data bus → ALU Write: 8-bit result → data bus → PCL
- PCLATH \rightarrow PCH e) <u>RETURN instruction:</u> PCH \rightarrow PCLATH Stack<MRU> \rightarrow PC<15:0>

Using Figure 6-12, the operation of the PC and PCLATH for GOTO and CALL instructions is a follows:

<u>CALL, GOTO instructions</u>: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0> \rightarrow PC <12:0> PC<15:13> \rightarrow PCLATH<7:5>

Opcode<12:8> \rightarrow PCLATH <4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g. BSF PCL).

6.8 Bank Select Register (BSR)

The BSR is used to switch between banks in the data memory area (Figure 6-13). In the PIC17C42, PIC17CR42, and PIC17C42A only the lower nibble is implemented. While in the PIC17C43, PIC17CR43, and PIC17C44 devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction is in the instruction set. For the PIC17C43, PIC17CR43, and PIC17C44 devices, the need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note: Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.




FIGURE 6-13: BSR OPERATION (PIC17C43/R43/44)

7.0 TABLE READS AND TABLE WRITES

The PIC17C4X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t,f and TABLWT t,i,f instructions are used to write data from the data memory space to the program memory space. The TLRD t,f and TABLRD t,i,f instructions are used to write data from the program memory space to the data memory space.

The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.

Figure 7-1 through Figure 7-4 show the operation of these four instructions.







FIGURE 7-2: TABLWT INSTRUCTION OPERATION



© 1996 Microchip Technology Inc.





FIGURE 7-4: TABLRD INSTRUCTION OPERATION



7.1 <u>Table Writes to Internal Memory</u>

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
 - **Note:** Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.

7.1.1 TERMINATING LONG WRITES

An interrupt source or reset are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write; the interrupt flag, of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- **Note 1:** If an interrupt is pending, the TABLWT is aborted (an NOP is executed). The highest priority pending interrupt, from the TOCKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
- **Note 2:** If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

If the GLINTD bit is cleared prior to the long write, when the long write is terminated, the program will branch to the interrupt vector.

If the GLINTD bit is set prior to the long write, when the long write is terminated, the program will not vector to the interrupt address.

TABLE 7-1: INTERRUPT - TABLE WRITE INTERACTION

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
RA0/INT, TMR0, T0CKI	0	1	1	Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit).
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is automatically cleared).
Peripheral	0	1	1	Terminate table write, branch to interrupt vector.
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is set).

7.2 Table Writes to External Memory

Table writes to external memory are always two-cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same for an internal write.

Note:	If an interrupt is pending or occurs during the TABLWT, the two cycle table write completes. The RA0/INT, TMR0, or T0CKI
	interrupt flag is automatically cleared or the pending peripheral interrupt is acknowledged.


7.2.2 TABLE WRITE CODE


The "i" operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented for the next write. In Example 7-1, the TBLPTR register is not automatically incremented.

EXAMPLE 7-1: TABLE WRITE

CLRWDT		;	Clear WDT
MOVLW	HIGH (TBL_ADDR)	;	Load the Table
MOVWF	TBLPTRH	;	address
MOVLW	LOW (TBL_ADDR)	;	
MOVWF	TBLPTRL	;	
MOVLW	HIGH (DATA)	;	Load HI byte
TLWT	1, WREG	;	in TABLATCH
MOVLW	LOW (DATA)	;	Load LO byte
TABLWT	0,0,WREG	;	in TABLATCH
		;	and write to
		;	program memory
		;	(Ext. SRAM)

FIGURE 7-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)






7.3 **Table Reads**

The table read allows the program memory to be read. This allows constant data to be stored in the program memory space, and retrieved into data memory when needed. Example 7-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR + 1. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDF0 should be configured for either auto-increment or auto-decrement.

TABLRD TIMING Q2 Q3 Q4 21 Q4¦Q1 Q1 Q2 Q3 Q4¦Q1 Q2 Q3 Q2 Q3 Q4 | AD15:AD0 Data in PC °C-TBL PC4 Instruction TABLRD INST (PC+1) INST (PC+2) fetched Instruction INST (PC-1) TABLRD cycle2 TABLRD cycle1 INST (PC+1) executed Data read cycle ALE ŌĒ $\overline{\mathsf{WR}}$

FIGURE 7-7:

FIGURE 7-8: TABLRD TIMING (CONSECUTIVE TABLRD INSTRUCTIONS)



EXAMPLE 7-2: TABLE READ

MOVLW	HIGH (TBL_ADDR)	;	Load the Table
MOVWF	TBLPTRH	;	address
MOVLW	LOW (TBL_ADDR)	;	
MOVWF	TBLPTRL	;	
TABLRD	0,0,DUMMY	;	Dummy read,
		;	Updates TABLATCH
TLRD	1, INDF0	;	Read HI byte
		;	of TABLATCH
TABLRD	0,1,INDF0	;	Read LO byte
		;	of TABLATCH and
		;	Update TABLATCH

8.0 HARDWARE MULTIPLIER

All PIC17C4X devices except the PIC17C42, have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit PRODuct register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 8-1 shows a performance comparison between the PIC17C42 and all other PIC17CXX devices, which have the single cycle hardware multiply.

Example 8-1 shows the sequence to do an 8 x 8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 8-2 shows the sequence to do an 8×8 signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

EXAMPLE 8-1: 8 x 8 MULTIPLY ROUTINE

MOVFP	ARG1,	WREG					
MULWF	ARG2		;	ARG1	*	ARG2	->
			;	PRO	DDI	H:PROI	ЪГ

EXAMPLE 8-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL
BTFSC	ARG2, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; - ARG1
MOVFP	ARG2, WREG	
BTFSC	ARG1, SB	; Test Sign Bit
SUBWF	PRODH, F	; PRODH = PRODH
		; – ARG2

Doutino	Deuting Deuting		Cueles (Mex)	Time		
Routine	Device	(Words)	Cycles (Max)	@ 25 MHz	@ 33 MHz	
8 x 8 unsigned	PIC17C42	13	69	11.04 μs	N/A	
	All other PIC17CXX devices	1	1	160 ns	121 ns	
8 x 8 signed	PIC17C42	—		—	N/A	
	All other PIC17CXX devices	6	6	960 ns	727 ns	
16 x 16 unsigned	PIC17C42	21	242	38.72 μs	29.33 μs	
	All other PIC17CXX devices	24	24	3.84 µs	2.91 μs	
16 x 16 signed	PIC17C42	52	254	40.64 μs	30.79 μs	
	All other PIC17CXX devices	36	36	5.76 μs	4.36 μs	

TABLE 8-1: PERFORMANCE COMPARISON

Example 8-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 8-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

EQUATION 8-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

=

- RES3:RES0 = ARG1H:ARG1L * ARG2H:ARG2L
 - (ARG1H * ARG2H * 2¹⁶) +

(ARG1H * ARG2L * 2⁸) +

(ARG1L * ARG2H * 2⁸)

+

(ARG1L * ARG2L)

EXAMPLE 8-3: 16 x 16 MULTIPLY ROUTINE

		ARG1L, WREG		
	MOTMF.			ARG1L * ARG2L -> PRODH:PRODL
	MOVPF	PRODH, RES1	;	
	MOVPF	PRODL, RESO	;	
;				
	MOVFP	ARG1H, WREG		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH:PRODL
	MOVPF	PRODH, RES3	;	
	MOVPF	PRODL, RES2	;	
;				
	MOVFP	ARG1L, WREG		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
				PRODH:PRODL
		PRODL, WREG		
		RES1, F		
		PRODH, WREG		products
		RES2, F		
		WREG, F		
	ADDWFC	RES3, F	;	
;				
		ARG1H, WREG		
	MULWF'	ARG2L		ARG1H * ARG2L ->
			;	PRODH:PRODL
	MOVFP	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFP	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	

Example 8-4 shows the sequence to do an 16 x 16 signed multiply. Equation 8-2 shows the algorithm that used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 8-2:	16 x 16 SIGNED
	MULTIPLICATION
	ALGORITHM

RES3:RES0

- = ARG1H:ARG1L * ARG2H:ARG2L
- $= (ARG1H * ARG2H * 2^{16}) + (ARG1H * ARG2L * 2^{8}) + (ARG1L * ARG2H * 2^{8}) + (ARG1L * ARG2H * 2^{8}) + (ARG1L * ARG2L) + (-1 * ARG2H<7> * ARG1H:ARG1L * 2^{16}) + 10^{16}$
 - (-1 * ARG1H<7> * ARG2H:ARG2L * 2¹⁶)

EXAMPLE 8-4: 16 x 16 SIGNED MULTIPLY

		ROUTI	N	E
	MOVFP	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH: PRODL
	MOVPF	PRODH, RES1		
	MOVPF	PRODL, RESO		
;				
	MOVFP	ARG1H, WREG		
	MULWF		;	ARG1H * ARG2H ->
			;	
	MOVPF	PRODH, RES3		
	MOVPF	PRODL, RES2		
;	110 111	TRODE, REDZ	'	
,	MOVFP	ARG1L, WREG		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
	MODWL	ARGZII	;	
	MOVFP	PRODL, WREG		FRODITIFRODE
	ADDWF			Add cross
	MOVFP	PRODH, WREG		products
	ADDWFC		;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;				
	MOVFP	ARG1H, WREG		
	MULWF	ARG2L		ARG1H * ARG2L ->
			;	PRODH:PRODL
	MOLIED	DDODI UDEC		
		PRODL, WREG		
	ADDWF	RES1, F		
	MOVFP	PRODH, WREG		
	ADDWFC		;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	
;				10000.0000
	BTFSS	ARG2H, 7	;	ARG2H:ARG2L neg?
	GOTO			no, check ARG1
	MOVFP	ARG1L, WREG		
	SUBWF	RES2	;	
	MOVFP	ARG1H, WREG	;	
	SUBWFB	RES3		
;				
SI	GN_ARG1			
	BTFSS			ARG1H:ARG1L neg?
	GOTO	CONT_CODE		no, done
	MOVFP	ARG2L, WREG	;	
	SUBWF	RES2	;	
	MOVFP	ARG2H, WREG	;	
	SUBWFB	RES3		
;				
CO	NT_CODE			
	:			

NOTES:

9.0 I/O PORTS

The PIC17C4X devices have five I/O ports, PORTA through PORTE. PORTB through PORTE have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. These five ports are made up of 33 I/O pins. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD, and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA and PORTB are multiplexed with the peripheral features of the device. These peripheral features are:

- Timer modules
- Capture module
- PWM module
- USART/SCI module
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM module
- USART/SCI module

When a pin is automatically configured as an output by a peripheral module, the pins data direction (DDR) bit is unknown. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bit configured appropriately.

Note: A pin that is a peripheral input, can be configured as an output (DDRx<y> is cleared). The peripheral events will be determined by the action output on the port pin.

9.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR).

Reading PORTA reads the status of the pins.


The RA1 pin is multiplexed with TMR0 clock input, and RA4 and RA5 are multiplexed with the USART functions. The control of RA4 and RA5 as outputs is automatically configured by the USART module.

9.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to PORTA will not affect the other pins.

Note:	When using the RA2 or RA3 pin(s) as out- put(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not rec- ommended. Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa). It is recommended to use a shadow regis- ter for PORTA. Do the bit operations on this shadow register and then move it to
	PORTA.
	5

FIGURE 9-1: RA0 AND RA1 BLOCK DIAGRAM








FIGURE 9-3: RA4 AND RA5 BLOCK DIAGRAM




TABLE 9-1: PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0/INT	bit0	ST	Input or external interrupt input.
RA1/T0CKI	bit1	ST	Input or clock input to the TMR0 timer/counter, and/or an external interrupt input
RA2	bit2	ST	Input/Output. Output is open drain type.
RA3	bit3	ST	Input/Output. Output is open drain type.
RA4/RX/DT	bit4	ST	Input or USART Asynchronous Receive or USART Synchronous Data.
RA5/TX/CK	bit5	ST	Input or USART Asynchronous Transmit or USART Synchronous Clock.
RBPU	bit7		Control bit for PORTB weak pull-ups.

Legend: ST = Schmitt Trigger input.

TABLE 9-2: REGISTERS/BITS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
10h, Bank 0	PORTA	RBPU	_	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0	—	0000 000-	0000 000-
13h, Bank 0	RCSTA	SPEN	RC9	SREN	CREN	—	FERR	OERR	RC9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u

Legend: x = unknown, u = unchanged, - = unimplemented reads as '0'. Shaded cells are not used by PORTA. Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.2 PORTB and DDRB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is DDRB. A '1' in DDRB configures the corresponding port pin as an input. A '0' in the DDRB register configures the corresponding port pin as an output. Reading PORTB reads the status of the pins, whereas writing to it will write to the port latch.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the $\overline{\text{RBPU}}$ (PORTA<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are enabled on any reset.

PORTB also has an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB0 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB0) are compared with the value in the PORTB data latch. The "mismatch" outputs of RB7:RB0 are OR'ed together to generate the PORTB Interrupt Flag RBIF (PIR<7>). This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt by:

- a) Read-Write PORTB (such as; MOVPF PORTB, PORTB). This will end mismatch condition.
- b) Then, clear the RBIF bit.

A mismatch condition will continue to set the RBIF bit. Reading then writing PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on this port, allows easy interface to a key pad and make it possible for wake-up on key-depression. For an example, refer to AN552 in the *Embedded Control Handbook*.

The interrupt on change feature is recommended for wake-up on operations where PORTB is only used for the interrupt on change feature and key depression operation.





FIGURE 9-4: BLOCK DIAGRAM OF RB<7:4> AND RB<1:0> PORT PINS

FIGURE 9-5: BLOCK DIAGRAM OF RB3 AND RB2 PORT PINS



Example 9-1 shows the instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized.

EXAMPLE 9-1: INITIALIZING PORTB

MOVLB	0	; Select Bank 0
CLRF	PORTB	; Initialize PORTB by clearing
		; output data latches
MOVLW	0xCF	; Value used to initialize
		; data direction
MOVWF	DDRB	; Set RB<3:0> as inputs
		; RB<5:4> as outputs
		; RB<7:6> as inputs

Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the RB0/CAP1 input pin. Software programmable weak pull- up and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the RB1/CAP2 input pin. Software programmable weak pull- up and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the RB2/PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the RB3/PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software pro- grammable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6	bit6	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.
RB7	bit7	ST	Input/Output pin. Software programmable weak pull-up and interrupt on change features.

TABLE 9-3: PORTB FUNCTIONS

Legend: ST = Schmitt Trigger input.

TABLE 9-4: REGISTERS/BITS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
12h, Bank 0	PORTB	PORTB d	ata latch		xxxx xxxx	uuuu uuuu					
11h, Bank 0	DDRB	Data dired	ata direction register for PORTB							1111 1111	1111 1111
10h, Bank 0	PORTA	RBPU	Ι	RA5	RA4	RA3	RA2	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = Value depends on condition. Shaded cells are not used by PORTB.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to it will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD7:AD0). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-2 shows the instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-2: INITIALIZING PORTC

MOVLB	1	;	Select Bank 1
CLRF	PORTC	;	Initialize PORTC data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRC	;	Set RC<3:0> as inputs
		;	RC<5:4> as outputs
		;	RC<7:6> as inputs

FIGURE 9-6: BLOCK DIAGRAM OF RC<7:0> PORT PINS




TABLE 9-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function
RC0/AD0	bit0	TTL	Input/Output or system bus address/data pin.
RC1/AD1	bit1	TTL	Input/Output or system bus address/data pin.
RC2/AD2	bit2	TTL	Input/Output or system bus address/data pin.
RC3/AD3	bit3	TTL	Input/Output or system bus address/data pin.
RC4/AD4	bit4	TTL	Input/Output or system bus address/data pin.
RC5/AD5	bit5	TTL	Input/Output or system bus address/data pin.
RC6/AD6	bit6	TTL	Input/Output or system bus address/data pin.
RC7/AD7	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

TABLE 9-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
11h, Bank 1	PORTC	RC7/ AD7								xxxx xxxx	uuuu uuuu
10h, Bank 1	DDRC	Data dired	ta direction register for PORTC							1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.4 PORTD and DDRD Registers

PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to it will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-3 shows the instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-3: INITIALIZING PORTD

MOVLB	1	;	Select Bank 1
CLRF	PORTD	;	Initialize PORTD data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRD	;	Set RD<3:0> as inputs
		;	RD<5:4> as outputs
		;	RD<7:6> as inputs

FIGURE 9-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 9-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

TABLE 9-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	XXXX XXXX	uuuu uuuu
12h, Bank 1	DDRD	Data direc	Data direction register for PORTD						1111 1111	1111 1111	

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.4.1 PORTE AND DDRE REGISTER

PORTE is a 3-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to it will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable (\overline{OE}), and Write (\overline{WR}). The control signals \overline{OE} and \overline{WR} are active low signals. The timing for the system bus is shown in the Electrical Characteristics section.

Note: This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 9-4 shows the instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized.

EXAMPLE 9-4: INITIALIZING PORTE

MOVLB	1	;	Select Bank 1
CLRF	PORTE	;	Initialize PORTE data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0x03	;	Value used to initialize
		;	data direction
MOVWF	DDRE	;	Set RE<1:0> as inputs
		;	RE<2> as outputs
		;	RE<7:3> are always
		;	read as '0'

FIGURE 9-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 9-9: PORTE FUNCTIONS

Bit	Buffer Type	Function
bit0	TTL	Input/Output or system bus Address Latch Enable (ALE) control pin.
bit1	TTL	Input/Output or system bus Output Enable (OE) control pin.
bit2	TTL	Input/Output or system bus Write (WR) control pin.
	bit0 bit1	bit0 TTL bit1 TTL

Legend: TTL = TTL input.

TABLE 9-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
15h, Bank 1	PORTE	—	—	_	—	_	RE2/WR	RE1/OE	RE0/ALE	xxx	uuu
14h, Bank 1	DDRE	Data dired	Data direction register for PORTE						111	111	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

9.5 I/O Programming Considerations

9.5.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. For example, the BCF and BSF instructions read the register into the CPU, execute the bit operation, and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g. bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading a port reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (BCF, BSF, BTG, etc.) on a port, the value of the port pins is read, the desired operation is performed with this value, and the value is then written to the port latch.

Example 9-5 shows the effect of two sequential read-modify-write instructions on an I/O port.

EXAMPLE 9-5: READ MODIFY WRITE INSTRUCTIONS ON AN I/O PORT

; Initial PORT settings: PORTB<7:4> Inputs PORTB<3:0> Outputs ; ; PORTB<7:6> have pull-ups and are ; not connected to other circuitry ; PORT latch PORT pins ; ; _____ _____ ; PORTB, 7 BCF 01pp pppp 11pp pppp BCF PORTB, 6 10pp pppp 11pp pppp ; BCF DDRB, 7 10pp pppp 11pp pppp BCF DDRB, 6 10pp pppp 10pp pppp ; ; Note that the user may have expected the ; pin values to be 00pp pppp. The 2nd BCF ; caused RB7 to be latched as the pin value ; (High).

Note: A pin actively outputting a Low or High should not be driven from external devices in order to change the level on this pin (i.e. "wired-or", "wired-and"). The resulting high output currents may damage the device.

9.5.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 9-9). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before executing the instruction that reads the values on that I/O port. Otherwise, the previous state of that pin may be read into the CPU rather than the "new" state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 9-9: SUCCESSIVE I/O OPERATION

Instruction fetched	Q1 Q2 Q3 Q4 PC MOVWF PORTB write to PORTB	PC + 1	Q1 X	Q2 Q3 Q4 PC + 2 NOP	Q1 Q2 Q3 Q4 X PC + 3 NOP	Note: This example shows a write to PORTB followed by a read from PORTB. Note that: data setup time = $(0.25 \text{ TcY} - \text{TpD})$ where TcY = instruction cycle. TPD = propagation delay
RB7:RB0	l	I	X			Therefore, at higher clock frequencies, a write followed by a
				Port pin sampled here		read may be problematic.
Instruction executed	1 1 1 1	MOVWF PORTB write to PORTB	МО	VF PORTB,W	NOP	
	1 1 1	1 1 1	1 1 1			

10.0 OVERVIEW OF TIMER RESOURCES

The PIC17C4X has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit
- prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time-base functionality, two input Captures and two Pulse Width Modulation (PWM) outputs are possible. The PWMs use the TMR1 and TMR2 resources and the input Captures use the TMR3 resource.

10.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

The Timer0 module also has a programmable prescaler option. The PS3:PS0 bits (T0STA<4:1>) determine the prescaler value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

When TImer0's clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

10.2 <u>Timer1 Overview</u>

The TImer0 module is an 8-bit timer/counter with an 8bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

10.3 <u>Timer2 Overview</u>

The TMR2 module is an 8-bit timer/counter with an 8bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the TMR1 module.

TMR1 can be concatenated to TMR2 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated when enabled.

10.4 <u>Timer3 Overview</u>

The TImer3 module is a 16-bit timer/counter with a 16bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated when enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the dual capture mode, the period registers become the second 16-bit capture register.

10.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. Tlmer1 and Timer2 are the time-bases for the two Pulse Width Modulation (PWM) outputs, while Timer3 is the timebase for the two input captures.

© 1996 Microchip Technology Inc.

NOTES:

11.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is TMR0H and the low byte is TMR0L. A software programmable 8-bit prescaler makes an effective 24-bit overflow timer. The clock source is also software programmable as either the internal instruction clock or the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 11-1).

R/W - 0 U - 0 INTEDG T0SE T0CS PS3 PS2 PS1 PS0 R = Readable bit W = Writable bit bit7 bit0 U = Unimplemented,Read as '0' -n = Value at POR reset INTEDG: RA0/INT Pin Interrupt Edge Select bit bit 7: This bit selects the edge upon which the interrupt is detected 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt bit 6: T0SE: Timer0 Clock Input Edge Select bit This bit selects the edge upon which TMR0 will increment <u>When T0CS = 0</u> 1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt 0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt When TOCS = 1Don't care TOCS: Timer0 Clock Source Select bit bit 5: This bit selects the clock source for TMR0. 1 = Internal instruction clock cycle (TCY) 0 = TOCKI pinbit 4-1: PS3:PS0: Timer0 Prescale Selection bits These bits select the prescale value for TMR0. PS3:PS0 **Prescale Value** 0000 1:1 1:2 0001 1:4 0010 0011 1:8 0100 1:160101 1:32 0110 1:64 1:128 0111 1xxx 1:256 bit 0: Unimplemented: Read as '0'

FIGURE 11-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

© 1996 Microchip Technology Inc.

11.1 <u>Timer0 Operation</u>

When the TOCS (TOSTA<5>) bit is set, TMR0 increments on the internal clock. When TOCS is clear, TMR0 increments on the external clock (RA1/T0CKI pin). The external clock edge can be configured in software. When the TOSE (TOSTA<6>) bit is set, the timer will increment on the rising edge of the RA1/T0CKI pin. When TOSE is clear, the timer will increment on the falling edge of the RA1/T0CKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (T0IF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (T0IE). The TMR0 Interrupt Flag bit (T0IF) is automatically cleared when vectoring to the TMR0 interrupt vector.

11.2 Using Timer0 with External Clock

When the external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 11-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section for the desired device.

11.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 11-3 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within \pm 4Tosc (\pm 121 ns @ 33 MHz).




FIGURE 11-2: TIMER0 MODULE BLOCK DIAGRAM

11.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

11.3.1 READING 16-BIT VALUE

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

Example 11-1 shows a 16-bit read. To ensure a proper read, interrupts must be disabled during this routine.

EXAMPLE 11-1: 16-BIT READ

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMROL,	WREG	;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
RETURN			;return

11.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H next in two consecutive instructions, as shown in Example 11-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.

EXAMPLE 11-2: 16-BIT WRITE

BSF CPUSTA, GLINTD ; Disable interrupt MOVFP RAM_L, TMROL ; MOVFP RAM_H, TMROH ; BCF CPUSTA, GLINTD ; Done, enable interrupt

11.4 Prescaler Assignments

Timer0 has an 8-bit prescaler. The prescaler assignment is fully under software control; i.e., it can be changed "on the fly" during program execution. When changing the prescaler assignment, clearing the prescaler is recommended before changing assignment. The value of the prescaler is "unknown," and assigning a value that is less then the present value makes it difficult to take this unknown time into account.





FIGURE 11-4: TMR0 TIMING: WRITE HIGH OR LOW BYTE





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0	-	0000 000-	0000 000-
06h, Unbanked	CPUSTA	—		STKAV	GLINTD	TO	PD	_	Ι	11 11	11 qq
07h, Unbanked	INTSTA	PEIF	TOCKIF	TOIF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
0Bh, Unbanked	TMR0L	TMR0 reg	MR0 register; low byte						xxxx xxxx	uuuu uuuu	
0Ch, Unbanked	TMR0H	TMR0 reg	MR0 register; high byte xxxx xxxx uuuu uuuu								

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', g - value depends on condition, Shaded cells are not used by Timer0. Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

12.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C4X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include two PWM outputs and two Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with a period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer. These timers are also used as the time-base for the PWM (pulse width modulation) module. Timer3 is a 16-bit timer/counter consisting of the TMR3H and TMR3L registers. This timer has four other associated registers. Two registers are used as a 16-bit period register or a 16-bit Capture1 register (PR3H/CA1H:PR3L/CA1L). The other two registers are strictly the Capture2 registers (CA2H:CA2L). Timer3 is the time-base for the two 16-bit captures.

TMR3 can be software configured to increment from the internal system clock or from an external signal on the RB5/TCLK3 pin.

Figure 12-1 and Figure 12-2 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, Capture1, and Capture2.

FIGURE 12-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

	<u>R/W - 0 R/W - 0</u>
	CA2ED0 CA1ED1 CA1ED0 T16 TMR3CS TMR2CS TMR1CS R = Readable bit
bit7	bito bito -n = Value at POR reset
00 01 10	A2ED1:CA2ED0: Capture2 Mode Select bits D = Capture on every falling edge 1 = Capture on every rising edge D = Capture on every 4th rising edge 1 = Capture on every 16th rising edge
00 01 10	A1ED1:CA1ED0: Capture1 Mode Select bits D = Capture on every falling edge 1 = Capture on every rising edge D = Capture on every 4th rising edge 1 = Capture on every 16th rising edge
1 =	16 : Timer1:Timer2 Mode Select bit = Timer1 and Timer2 form a 16-bit timer = Timer1 and Timer2 are two 8-bit timers
1 =	MR3CS: Timer3 Clock Source Select bit = TMR3 increments off the falling edge of the RB5/TCLK3 pin = TMR3 increments off the internal clock
1 =	MR2CS: Timer2 Clock Source Select bit = TMR2 increments off the falling edge of the RB4/TCLK12 pin = TMR2 increments off the internal clock
1 =	MR1CS: Timer1 Clock Source Select bit = TMR1 increments off the falling edge of the RB4/TCLK12 pin = TMR1 increments off the internal clock

© 1996 Microchip Technology Inc.

FIGURE 12-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

R/W - (0 R/W - 0
	F CA10VF PWM20N PWM10N CA1/PR3 TMR30N TMR20N TMR10N R = Readable bit
bit7	bit0 W = Writable bit
1	-n = Value at POR reset
bit 7:	 CA2OVF: Capture2 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the Timer3 value until the capture register has been read (both bytes) and this bit is cleared in software. 1 = Overflow occurred on Capture2 register 0 = No overflow occurred on Capture2 register
bit 6:	CA10VF: Capture1 Overflow Status bit
	This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA2H:PR3L/CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes) and this bit is cleared in software. 1 = Overflow occurred on Capture1 register 0 = No overflow occurred on Capture1 register
bit 5:	PWM2ON: PWM2 On bit
	1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit) 0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction)
bit 4:	PWM1ON: PWM1 On bit
	1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit) 0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction)
bit 3:	CA1/PR3 : CA1/PR3 Register Mode Select bit 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register) 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)
bit 2:	TMR3ON: Timer3 On bit
	1 = Starts Timer3 0 = Stops Timer3
bit 1:	TMR2ON : Timer2 On bit This bit controls the incrementing of the Timer2 register. When Timer2:Timer1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment. 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set) 0 = Stops Timer2
bit 0:	TMR1ON: Timer1 On bit <u>When T16 is set (in 16-bit Timer Mode)</u> 1 = Starts 16-bit Timer2:Timer1 0 = Stops 16-bit Timer2:Timer1
	<u>When T16 is clear (in 8-bit Timer Mode)</u>
	1 = Starts 8-bit Timer1
	0 = Stops 8-bit Timer1

12.1 <u>Timer1 and Timer2</u>

12.1.1 TIMER1, TIMER2 IN 8-BIT MODE

Both Timer1 and Timer2 will operate in 8-bit mode when the T16 bit is clear. These two timers can be independently configured to increment from the internal instruction cycle clock or from an external clock source on the RB4/TCLK12 pin. The timer clock source is configured by the TMRxCS bit (x = 1 for Timer1 or = 2 for Timer2). When TMRxCS is clear, the clock source is internal and increments once every instruction cycle (Fosc/4). When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge of the RB4/TCLK12 pin.

The timer increments from 00h until it equals the Period register (PRx). It then resets to 00h at the next increment cycle. The timer interrupt flag is set when the timer is reset. TMR1 and TMR2 have individual interrupt flag bits. The TMR1 interrupt flag bit is latched into TMR1IF, and the TMR2 interrupt flag bit is latched into TMR2IF.

Each timer also has a corresponding interrupt enable bit (TMRxIE). The timer interrupt can be enabled by setting this bit and disabled by clearing this bit. For peripheral interrupts to be enabled, the Peripheral Interrupt Enable bit must be enabled (PEIE is set) and global interrupts must be enabled (GLINTD is cleared).

The timers can be turned on and off under software control. When the Timerx On control bit (TMRxON) is set, the timer increments from the clock source. When TMRxON is cleared, the timer is turned off and cannot cause the timer interrupt flag to be set.

12.1.1.1 EXTERNAL CLOCK INPUT FOR TIMER1 OR TIMER2

When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the timer will increment on every falling edge on the RB4/TCLK12 pin. The TCLK12 input is synchronized with internal phase clocks. This causes a delay from the time a falling edge appears on TCLK12 to the time TMR1 or TMR2 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.




FIGURE 12-3: TIMER1 AND TIMER2 IN TWO 8-BIT TIMER/COUNTER MODE

12.1.2 TIMER1 & TIMER2 IN 16-BIT MODE

To select 16-bit mode, the T16 bit must be set. In this mode TMR1 and TMR2 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care." When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 12-1).

12.1.2.1 EXTERNAL CLOCK INPUT FOR TMR1:TMR2

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

TABLE 12-1: TURNING ON 16-BIT TIMER

TMR2ON	TMR10N	Result
1	1	16-bit timer (TMR2:TMR1) ON
0	1	Only TMR1 increments
x	0	16-bit timer OFF

FIGURE 12-4: TMR1 AND TMR2 IN 16-BIT TIMER/COUNTER MODE




TABLE 12-2: SUMMARY OF TIMER1 AND TIMER2 REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 reg	gister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	gister							xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA2IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
14h, Bank 2	PR1	Timer1 pe	riod registe	r						xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	_	—	—	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2		—	—	_	—	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', q - value depends on condition,

shaded cells are not used by Timer1 or Timer2.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

12.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TMR1 AND TMR2


Two high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 may be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1 and RB3/PWM2 pins.

Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 24.4 kHz (@ 25 MHz clock) and at 8-bit resolution the PWM output frequency is 97.7 kHz. The duty cycle of the output can vary from 0% to 100%.

Figure 12-5 shows a simplified block diagram of the PWM module. The duty cycle register is double buffered for glitch free operation. Figure 12-6 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin.

FIGURE 12-5: SIMPLIFIED PWM BLOCK DIAGRAM






FIGURE 12-6: PWM OUTPUT

12.1.3.1 PWM PERIODS

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 output can be software configured to use either Timer1 or Timer2 as the time-base. When TM2PW2 bit (PW2DCL<5>) is clear, the time-base is determined by TMR1 and PR1. When TM2PW2 is set, the time-base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running both PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 can not be used as a 16-bit timer if either PWM is being used.

The PWM periods can be calculated as follows:

period of PWM1 =[(PR1) + 1] x 4Tosc

period of PWM2 =[(PR1) + 1] x 4Tosc or [(PR2) + 1] x 4Tosc

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 12-3 shows the maximum PWM frequency (FPWM) given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

The PWMx duty cycle is as follows:

PWMx Duty Cycle = $(DCx) \times TOSC$

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clock (depending on the state of the PWxDCL<7:6> bits). For a Duty Cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note:	For PW1DCH, PW1DCL, PW2DCH and							
	PW2DCL registers, a write operation							
	writes to the "master latches" while a read							
	operation reads the "slave latches". As a							
	result, the user may not read back what							
	was just written to the duty cycle registers.							

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 12-3:	PWM FREQUENCY vs.
	RESOLUTION AT 25 MHz

PWM	Frequency (kHz)								
Frequency	24.4	48.8	65.104	97.66	390.6				
PRx Value	0xFF	0x7F	0x5F	0x3F	0x0F				
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit				
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit				

12.1.3.2 PWM INTERRUPTS

The PWM module makes use of TMR1 or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer roll-over. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

12.1.3.3 EXTERNAL CLOCK SOURCE

The PWMs will operate regardless of the clock source of the timer. The use of an external clock has ramifications that must be understood. Because the external TCLK12 input is synchronized internally (sampled once per instruction cycle), the time TCLK12 changes to the time the timer increments will vary by as much as TCY (one instruction cycle). This will cause jitter in the duty cycle as well as the period of the PWM output.

This jitter will be \pm TCY, unless the external clock is synchronized with the processor clock. Use of one of the PWM outputs as the clock source to the TCLKx input, will supply a synchronized clock.

In general, when using an external clock source for PWM, its frequency should be much less than the device frequency (Fosc).

12.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, is shown in Table 12-3 (standard resolution mode).

12.2 <u>Timer3</u>

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a second 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the timer increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer to increment. When TMR3ON is clear, the timer will not increment or set the TMR3IF bit.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- One capture and one period register mode
- Dual capture register mode

The PIC17C4X has up to two 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are two capture pins (RB0/CAP1 and RB1/CAP2), one for each capture register. The capture pins are multiplexed with PORTB pins. An event can be:

- a rising edge
- · a falling edge
- every 4th rising edge
- every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture module is truly part of the Timer3 block. Figure 12-7 and Figure 12-8 show the block diagrams for the two modes of operation.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 reg	jister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	gister							xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	—	_	11 11	11 qq
10h, Bank 3	PW1DCL	DC1	DC0	_	—	—	_	—	_	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	—	—	_	—	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu

 TABLE 12-4:
 REGISTERS/BITS ASSOCIATED WITH PWM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on conditions,

shaded cells are not used by PWM.

12.2.1 ONE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 12-7. The timer increments until it equals the period register and then resets to 0000h. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

This mode is selected if control bit CA1/PR3 is clear. In this mode, the Capture1 register, consisting of high byte (PR3H/CA1H) and low byte (PR3L/CA1L), is configured as the period control register for TMR3. Capture1 is disabled in this mode, and the corresponding Interrupt bit CA1IF is never set. TMR3 increments until it equals the value in the period register and then resets to 0000h.

Capture2 is active in this mode. The CA2ED1 and CA2ED0 bits determine the event on which capture will occur. The possible events are:

- · Capture on every falling edge
- Capture on every rising edge
- · Capture every 4th rising edge
- · Capture every 16th rising edge

When a capture takes place, an interrupt flag is latched into the CA2IF bit. This interrupt can be enabled by setting the corresponding mask bit CA2IE. The Peripheral Interrupt Enable bit (PEIE) must be set and the Global Interrupt Disable bit (GLINTD) must be cleared for the interrupt to be acknowledged. The CA2IF interrupt flag bit must be cleared in software.

When the capture prescale select is changed, the prescaler is not reset and an event may be generated. Therefore, the first capture after such a change will be ambiguous. However, it sets the time-base for the next capture. The prescaler is reset upon chip reset. Capture pin RB1/CAP2 is a multiplexed pin. When used as a port pin, Capture2 is not disabled. However, the user can simply disable the Capture2 interrupt by clearing CA2IE. If RB1/CAP2 is used as an output pin, the user can activate a capture by writing to the port pin. This may be useful during development phase to emulate a capture interrupt.

The input on capture pin RB1/CAP2 is synchronized internally to internal phase clocks. This imposes certain restrictions on the input waveform (see the Electrical Specification section for timing).


The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the Timer3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The recommended sequence to read capture registers and capture overflow flag bits is shown in Example 12-1.

EXAMPLE 12-1: SEQUENCE TO READ CAPTURE REGISTERS

MOVLB	3	;Select Bank 3
MOVPF	CA2L,LO_BYTE	;Read Capture2 low
		;byte, store in LO_BYTE
MOVPF	CA2H,HI_BYTE	;Read Capture2 high
		;byte, store in HI_BYTE
MOVPF	TCON2,STAT_VAL	;Read TCON2 into file
		;STAT_VAL

FIGURE 12-7: TIMER3 WITH ONE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



12.2.2 DUAL CAPTURE REGISTER MODE

This mode is selected by setting CA1/PR3. A block diagram is shown in Figure 12-8. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this roll over. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set on the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

The Capture2 overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture2 register and another "event" has occurred on the RB1/CA2 pin. The new event will not transfer the TMR3 value to the capture register which protects the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture2 register, the master overflow bit is transferred to the slave overflow bit (CA2OVF) and then the master bit is reset. The user can then read TCON2 to determine the value of CA2OVF.

The operation of the Capture1 feature is identical to Capture2 (as described in Section 12.2.1).






TABLE 12-5: REGISTERS ASSOCIATED WITH CAPTURE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
12h, Bank 2	TMR3L	TMR3 reg	ister; low by	/te						xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	TMR3 reg	ister; high b	oyte						xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD		_	11 11	11 qq
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod registe	r, low byte/ca	apture1 regis	ter, low byte	e			xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	Timer3 period register, high byte/capture1 register, high byte								uuuu uuuu
14h, Bank 3	CA2L	Capture2	low byte							xxxx xxxx	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by Capture.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

12.2.3 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 12-9 shows the timing diagram when operating from an external clock.

12.2.4 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method to read or write the timer is to stop the timer, perform any read or write operation, and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 free-running, care must be taken. For writing to the 16-bit TMR3, Example 12-2 may be used. For reading the 16-bit TMR3, Example 12-3 may be used. Interrupts must be disabled during this routine.

EXAMPLE 12-2: WRITING TO TMR3

BSF CPUSTA, GLINTD ;Disable interrupt MOVFP RAM_L, TMR3L ; MOVFP RAM_H, TMR3H ; BCF CPUSTA, GLINTD ;Done,enable interrupt

EXAMPLE 12-3: READING FROM TMR3

MOVPF	TMR3L,	TMPLO	;read low tmr0
MOVPF	TMR3H,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMR3L,	WREG	;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMR3L,	TMPLO	;read low tmr0
MOVPF	TMR3H,	TMPHI	;read high tmr0
RETURN			;return




FIGURE 12-9: TMR1, TMR2, AND TMR3 OPERATION IN EXTERNAL CLOCK MODE




FIGURE 12-10: TMR1, TMR2, AND TMR3 OPERATION IN TIMER MODE

TABLE 12-6:	SUMMARY OF TMR1, TMR2, AND TMR3 REGISTERS
--------------------	---

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
10h, Bank 2	TMR1	Timer1 reg	gister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2 reg	gister							xxxx xxxx	uuuu uuuu
12h, Bank 2	TMR3L	TMR3 reg	ister; low by	rte						xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	TMR3 reg	ister; high b	yte						xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	_	_	11 11	11 qq
14h, Bank 2	PR1	Timer1 pe	riod registe	r						xxxx xxxx	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						xxxx xxxx	uuuu uuuu
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod/capture	e1 register; l	ow byte					xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	riod/capture	e1 register; l	high byte					xxxx xxxx	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	—	—	—	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	_	—	_	—	—	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
14h, Bank 3	CA2L	Capture2	low byte							xxxx xxxx	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by TMR1, TMR2 or TMR3.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

NOTES:

13.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

The USART module is a serial I/O module. The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure RC4 and RC5 as the Serial Communication Interface.

The USART module will control the direction of the RA4/RX/DT and RA5/TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CREN
- CSRC

The Transmit Status And Control Register is shown in Figure 13-1, while the Receive Status And Control Register is shown in Figure 13-2.

CSRC bit7	bit0 W = Writable bit
	-n = Value at POR reset (x = unknown)
bit 7:	CSRC: Clock Source Select bit Synchronous mode: 1 = Master Mode (Clock generated internally from BRG) 0 = Slave mode (Clock from external source) Asynchronous mode: Don't care
bit 6:	TX9 : 9-bit Transmit Enable bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission
bit 5:	TXEN : Transmit Enable bit 1 = Transmit enabled 0 = Transmit disabled SREN/CREN overrides TXEN in SYNC mode
bit 4:	SYNC: USART mode Select bit (Synchronous/Asynchronous) 1 = Synchronous mode 0 = Asynchronous mode
bit 3-2:	Unimplemented: Read as '0'
bit 1:	TRMT : Transmit Shift Register (TSR) Empty bit 1 = TSR empty 0 = TSR full
bit 0:	TX9D : 9th bit of transmit data (can be used to calculated the parity in software)


FIGURE 13-1: TXSTA REGISTER (ADDRESS: 15h, BANK 0)

^{© 1996} Microchip Technology Inc.


FIGURE 13-2: RCSTA REGISTER (ADDRESS: 13h, BANK 0)

SPEN	RX9 SREN CREN — FERR OERR RX9D R = Readable bit
bit7	bit 0 W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	SPEN : Serial Port Enable bit 1 = Configures RC5/RX/DT and RC4/TX/CK pins as serial port pins 0 = Serial port disabled
bit 6:	RX9 : 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception
bit 5:	SREN: Single Receive Enable bit This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared Synchronous mode: 1 = Enable reception 0 = Disable reception Note: This bit is ignored in synchronous slave reception. Asynchronous mode: Don't care
bit 4:	CREN: Continuous Receive Enable bit This bit enables the continuous reception of serial data. <u>Asynchronous mode:</u> 1 = Enable reception 0 = Disables reception <u>Synchronous mode:</u> 1 = Enables continuous reception until CREN is cleared (CREN overrides SREN) 0 = Disables continuous reception
bit 3:	Unimplemented: Read as '0'
bit 2:	FERR: Framing Error bit 1 = Framing error (Updated by reading RCREG) 0 = No framing error
bit 1:	OERR : Overrun Error bit 1 = Overrun (Cleared by clearing CREN) 0 = No overrun error

FIGURE 13-3: USART TRANSMIT







13.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 13-1 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in synchronous master mode (internal clock) and asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

TABLE 13-1: BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 13-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

EXAMPLE 13-1: CALCULATING BAUD RATE ERROR

Desired Baud rate=Fosc / (64 (X + 1))

 $9600 = \frac{16000000}{(64 (X + 1))}$

X = 25.042 = 25

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

- Error = <u>(Calculated Baud Rate Desired Baud Rate)</u> Desired Baud Rate
 - = (9615 9600) / 9600
 - = 0.16%

Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared), this ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

TABLE 13-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	generator	register		xxxx xxxx	uuuu uuuu				

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used by the Baud Rate Generator. Note 1: Other (non power-up) resets include: external reset through \overline{MCLR} and Watchdog Timer Reset.

PIC17C4X

BAUD RATE	Fosc = 3	3 MHz	SPBRG value	Fosc = 2	5 MHz	SPBRG value	Fosc = 2	0 MHz	SPBRG value	Fosc = 1	6 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)									
0.3	NA	_	_	NA		_	NA	_	_	NA		_
1.2	NA	_	_									
2.4	NA	_	_	NA	—	_	NA	_	_	NA	—	_
9.6	NA	—	—									
19.2	NA	_	—	NA	—	—	19.53	+1.73	255	19.23	+0.16	207
76.8	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.64	-1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.29	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	8250	_	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.22	_	255	24.41	_	255	19.53	_	255	15.625	_	255

BAUD	Fosc = 10 M	Hz	SPBRG	Fosc = 7.159	MHz	SPBRG	Fosc = 5.068	3 MHz	SPBRG
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	NA	_	_	NA		_	NA	_	_
1.2	NA	_	_	NA	_	_	NA	_	_
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3
500	500	0	4	NA	_	_	NA	_	_
HIGH	2500	_	0	1789.8	_	0	1267	_	0
LOW	9.766	—	255	6.991	_	255	4.950	—	255
	Fosc = 3.579	N411-		FOSC = 1 MHz			FOSC = 32.76	8 kHz	
BAUD	1 030 = 3.579	MHZ	SPBRG		2	SPBRG	1 000 = 02.70	0 1112	SPBRG
BAUD RATE (K)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
RATE			value			value			value
RATE (K)	KBAUD		value	KBAUD		value	KBAUD	%ERROR	value (decimal)
RATE (K) 0.3	KBAUD		value	KBAUD NA	%ERROR	value (decimal)	KBAUD 0.303	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2	KBAUD NA NA		value	KBAUD NA 1.202	%ERROR — +0.16	value (decimal) — 207	KBAUD 0.303 1.170	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4	KBAUD NA NA NA	%ERROR 	value (decimal) — — —	KBAUD NA 1.202 2.404	%ERROR +0.16 +0.16	value (decimal) 207 103	KBAUD 0.303 1.170 NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6	KBAUD NA NA NA 9.622	%ERROR — — — +0.23	value (decimal) — — — 92	KBAUD NA 1.202 2.404 9.615	%ERROR +0.16 +0.16 +0.16	value (decimal) — 207 103 25	KBAUD 0.303 1.170 NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2	KBAUD NA NA 9.622 19.04	%ERROR — — +0.23 -0.83	value (decimal) — — 92 46	KBAUD NA 1.202 2.404 9.615 19.24	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	KBAUD NA NA 9.622 19.04 74.57	%ERROR — — +0.23 -0.83 -2.90	value (decimal) — — — 92 46 11	KBAUD NA 1.202 2.404 9.615 19.24 83.34	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	KBAUD NA NA 9.622 19.04 74.57 99.43	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) — — 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD NA NA 9.622 19.04 74.57 99.43 298.3	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) — — 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA	%ERROR +0.16 +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA NA	%ERROR +1.14	value (decimal) 26

BAUD	Fosc = 3	3 MHz	SPBRG	Fosc = 2	Fosc = 25 MHz		SPBRG FOSC = 20 MHz			Fosc = 1	SPBRG	
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	NA	_	—	NA	_		NA	_	—	NA	_	-
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	-0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	-0.54	53	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.12	+7.42	4	97.65	+1.73	3	104.2	+8.51	2	NA	_	_
300	257.81	-14.06	1	390.63	+30.21	0	312.5	+4.17	0	NA	_	-
500	515.62	+3.13	0	NA	_	_	NA	_	_	NA	_	-
HIGH	515.62	_	0	_	_	0	312.5	_	0	250	_	0
LOW	2.014	_	255	1.53	_	255	1.221	_	255	0.977	_	255

TABLE 13-4: BAUD RATES FOR ASYNCHRONOUS MODE

BAUD RATE	Fosc = 10 MH	łz	SPBRG value	Fosc = 7.159	MHz	SPBRG value	FOSC = 5.068	SPBRG value	
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	—	—	NA	—	—	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	_	79.2	+3.13	0
96	NA	_	—	NA	_	—	NA	_	—
300	NA	_	—	NA	_	—	NA	_	—
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	—	255	0.437	—	255	0.309	—	2 55
BAUD	Fosc = 3.579	MHz	SPBRG	FOSC = 1 MH	Z	SPBRG	Fosc = 32.76	8 kHz	SPBRG
BAUD RATE (K)	Fosc = 3.579 KBAUD	MHz %ERROR	SPBRG value (decimal)	Fosc = 1 MH KBAUD	z %ERROR	SPBRG value (decimal)	Fosc = 32.76 KBAUD	8 kHz %ERROR	SPBRG value (decimal)
RATE			value			value			value
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
RATE (K) 0.3	KBAUD 0.301	%ERROR +0.23	value (decimal) 185	KBAUD 0.300	%ERROR +0.16	value (decimal) 51	KBAUD 0.256	%ERROR	value (decimal)
RATE (K) 0.3 1.2	KBAUD 0.301 1.190	%ERROR +0.23 -0.83	value (decimal) 185 46	KBAUD 0.300 1.202	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4	KBAUD 0.301 1.190 2.432	%ERROR +0.23 -0.83 +1.32	value (decimal) 185 46 22	KBAUD 0.300 1.202 2.232	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6	KBAUD 0.301 1.190 2.432 9.322	%ERROR +0.23 -0.83 +1.32 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6 19.2	KBAUD 0.301 1.190 2.432 9.322 18.64	%ERROR +0.23 -0.83 +1.32 -2.90 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	KBAUD 0.301 1.190 2.432 9.322 18.64 NA	%ERROR +0.23 -0.83 +1.32 -2.90 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA	%ERROR +0.23 -0.83 +1.32 -2.90 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA NA	%ERROR	value (decimal)
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD 0.301 1.190 2.432 9.322 18.64 NA NA NA	%ERROR +0.23 -0.83 +1.32 -2.90 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA NA NA	%ERROR	value (decimal)

13.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

13.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF (PIR<1>) is set. This interrupt can be enabled or disabled by the TXIE bit (PIE<1>). TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,	
	so it is not available to the user.	l

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 13-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 13-6). Clearing TXEN

during a transmission will cause the transmission to be aborted. This will reset the transmitter and the RA5/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Load data to the TXREG register.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN (starts transmission).

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.




FIGURE 13-5: ASYNCHRONOUS MASTER TRANSMISSION

FIGURE 13-6: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)




TABLE 13-5: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	x00- 0000	0000 -00u
16h, Bank 0	TXREG	Serial port	transmit re	egister						xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

13.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 13-4. The data comes in the RA4/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the stop bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register; (i.e. it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the stop bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by resetting the receive logic (CREN is set). If the OERR bit is set, transfers from the RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The framing error bit FERR (RCSTA<2>) is set if a stop bit is not detected.

Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received Received data; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

13.2.3 SAMPLING

The data on the RA4/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RA4/RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 11-3).

The x16 clock is a free running clock, and the three sample points occur at a frequency of every 16 falling edges.




FIGURE 13-7: RX PIN SAMPLING SCHEME

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by setting the SYNC bit and clearing the SPEN bit.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. Enable the reception by setting the CREN bit.
- 6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read RCREG for the 8-bit received data.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

FIGURE 13-8: ASYNCHRONOUS RECEPTION




TABLE 13-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	-	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	-	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	Baud rate	generator	register						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

13.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e. transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the RA5 and RA4 I/O ports to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

13.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 13-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF (PIR<1>) bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit (PIE<1>). TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the RA5/TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 13-10). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RA4/RX/DT and RA5/TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the

RA4/RX/DT pin reverts to a hi-impedance state (for a reception). The RA5/TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- 2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
- 3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
- 4. If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
- 5. If 9-bit transmission is desired, then set the TX9 bit.
- 6. Start transmission by loading data to the TXREG register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.

TABLE 13-7: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	_	—	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register								xxxx xxxx	uuuu uuuu		

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

FIGURE 13-9: SYNCHRONOUS TRANSMISSION





FIGURE 13-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



13.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RA4/RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF (PIR<0>) is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE (PIE<0>) bit. RCIF is a read only bit which is RESET by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR bit is set, transfers from RSR to RCREG are inhibited, so it is essential to clear OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data: therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 13.1 for details.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 6. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.




FIGURE 13-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG	SPBRG Baud rate generator register							xxxx xxxx	uuuu uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

13.4 USART Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the RA5/TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

13.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Start transmission by loading data to TXREG.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner then doing these two events in the reverse order.

Note:	the S	SPEN bi	t, or the	e TXEN	, either clo bit. This hat it will be	will
		proper abled.	state	when	transmit	is

13.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- 5. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, the SREN bit (when in single receive mode), or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank 1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank 0	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC		_	TRMT	TX9D	00001x	00001u
17h, Bank 0 SPBRG Baud rate generator register								xxxx xxxx	uuuu uuuu		

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous slave transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

TABLE 13-10: REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
16h, Bank1	PIR	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TXIF	RCIF	0000 0010	0000 0010
13h, Bank0	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank0	RCREG	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
17h, Bank1	PIE	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TXIE	RCIE	0000 0000	0000 0000
15h, Bank 0	TXSTA	CSRC	TX9	TXEN	SYNC	_	-	TRMT	TX9D	00001x	00001u
17h, Bank0	Bank0 SPBRG Baud rate generator register								xxxx xxxx	uuuu uuuu	

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous slave reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

14.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real time applications. The PIC17CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- OSC selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP
- · Code protection

The PIC17CXX has a Watchdog Timer which can be shut off only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 14-1.




FIGURE 14-1: CONFIGURATION WORD

^{© 1996} Microchip Technology Inc.

14.1 Configuration Bits

The PIC17CXX has up to seven configuration locations (Table 14-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction is required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (Figure 14-1) into the TABLATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h thorough FE0Fh are only in the program memory space for microcontroller and code protected microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

TABLE 14-1: CONFIGURATION LOCATIONS

Bit	Address
FOSC0	FE00h
FOSC1	FE01h
WDTPS0	FE02h
WDTPS1	FE03h
PM0	FE04h
PM1	FE06h
PM2 ⁽¹⁾	FE0Fh ⁽¹⁾

Note 1: This location does not exist on the PIC17C42.

Note:	When programming the desired configura-							
	tion locations, they must be programmed in							
	ascending order. Starting with address							
	FE00h.							

14.2 Oscillator Configurations

14.2.1 OSCILLATOR TYPES

The PIC17CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:


- LF: Low Power Crystal
- XT: Crystal/Resonator
- EC: External Clock Input
- RC: Resistor/Capacitor

14.2.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 14-2). The PIC17CXX Oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 20 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 14-3 shows an example of this.

FIGURE 14-2: CRYSTAL OR CERAMIC RESONATOR OPERATION (XT OR LF OSC CONFIGURATION)



Note 1: A series resistor may be required for AT strip cut crystals.

FIGURE 14-3: CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC CONFIGURATION)




TABLE 14-2: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2
LF	455 kHz 2.0 MHz	15 - 68 pF 10 - 33 pF
ХТ	4.0 MHz 8.0 MHz 16.0 MHz	22 - 68 pF 33 - 100 pF 33 - 100 pF

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components.

Resonators Used:

455 kHz	Panasonic EFO-A455K04B	± 0.3%					
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%					
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%					
8.0 MHz Murata Erie CSA8.00MT ± 0.5%							
16.0 MHz Murata Erie CSA16.00MX ± 0.5%							
Resonators used did not have built-in capacitors.							

TABLE 14-3: CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR

Osc Type	Freq	C1	C2
LF	32 kHz ⁽¹⁾	100-150 pF	100-150 pF
	1 MHz	10-33 pF	10-33 pF
	2 MHz	10-33 pF	10-33 pF
XT	2 MHz	47-100 pF	47-100 pF
	4 MHz	15-68 pF	15-68 pF
	8 MHz ⁽²⁾	15-47 pF	15-47 pF
	16 MHz	TBD	TBD
	25 MHz	15-47 pF	15-47 pF
	32 MHz ⁽³⁾	0 (3)	0 (3)

Higher capacitance increases the stability of the oscillator but also increases the start-up time and the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive level specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.

- Note 1: For VDD > 4.5V, C1 = C2 \approx 30 pF is recommended.
 - 2: Rs of 330Ω is required for a capacitor combination of 15/15 pF.
 - 3: Only the capacitance of the board was present.


Crystals Used:

32.768 kHz	Epson C-001R32.768K-A	± 20 PPM
1.0 MHz	ECS ECS-10-13-2	\pm 50 PPM
2.0 MHz	ECS ECS-20-S-1	\pm 50 PPM
4.0 MHz	ECS ECS-40-S-4	\pm 50 PPM
8.0 MHz	ECS ECS-80-S-4	\pm 50 PPM
16.0 MHz	TBD	TBD
25 MHz	CTS CTS25M	\pm 50 PPM
32 MHz	CRYSTEK HF-2	\pm 50 PPM

14.2.3 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/CLKIN pin is hi-impedance and the OSC2/CLK-OUT pin is the CLKOUT output (4 Tosc).

FIGURE 14-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



14.2.4 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 14-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k Ω resistor provides the negative feedback for stability. The 10 k Ω potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

FIGURE 14-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 14-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k Ω resistors provide the negative feedback to bias the inverters in their linear region.

FIGURE 14-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



14.2.5 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 14-6 shows how the R/C combination is connected to the PIC17CXX. For Rext values below 2.2 kQ, the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M Ω), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 $k\Omega$ and 100 $k\Omega$.


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 18.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 18.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-2 for waveform).

FIGURE 14-7: RC OSCILLATOR MODE



14.3 Watchdog Timer (WDT)

The Watchdog Timer's function is to recover from software malfunction. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLK-OUT pins of the device has been stopped, for example, by execution of a SLEEP instruction. During normal operation and SLEEP mode, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 14.1).

Under normal operation, the WDT must be cleared on a regular interval. This time is less the minimum WDT overflow time. Not clearing the WDT in this time frame will cause the WDT to overflow and reset the device.

14.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms, (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a postscaler with a division ratio of up to 1:256 can be assigned to the WDT. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out thus generating a device RESET condition.

The $\overline{\text{TO}}$ bit in the CPUSTA register will be cleared upon a WDT time-out.

14.3.2 CLEARING THE WDT AND POSTSCALER

The WDT and postscaler are cleared when:

- The device is in the reset state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the reset state.

14.3.3 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT postscaler) it may take several seconds before a WDT time-out occurs.

The WDT and postscaler is the Power-up Timer during the Power-on Reset sequence.

14.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the $\overline{10}$ bit is cleared (device is not reset). The CLRWDT instruction can be used to set the $\overline{10}$ bit. This allows the WDT to be a simple overflow timer. When in sleep, the WDT does not increment.

FIGURE 14-8: WATCHDOG TIMER BLOCK DIAGRAM




TABLE 14-4: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset	Value on all other resets (Note1)
—	Config	-	PM1	-	PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	(Note 2)	(Note 2)
06h, Unbanked	CPUSTA		_	STKAV	GLINTD	TO	PD		—	11 11	11 qq

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

2: This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

14.4 Power-down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction. This clears the Watchdog Timer and postscaler (if enabled). The \overline{PD} bit is cleared and the \overline{TO} bit is set (in the CPUSTA register). In SLEEP mode, the oscillator driver is turned off. The I/O ports maintain their status (driving high, low, or hi-impedance).

The $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level (VIHMC). A WDT time-out RESET does not drive the $\overline{\text{MCLR}}/\text{VPP}$ pin low.

14.4.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- A POR reset
- External reset input on MCLR/VPP pin
- WDT Reset (if WDT was enabled)
- Interrupt from RA0/INT pin, RB port change, T0CKI interrupt, or some Peripheral Interrupts

The following peripheral interrupts can wake-up from SLEEP:

- · Capture1 interrupt
- Capture2 interrupt
- · USART synchronous slave transmit interrupt
- · USART synchronous slave receive interrupt

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

Any reset event will cause a device reset. Any interrupt event is considered a continuation of program execution. The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the CPUSTA register can be used to determine the cause of device reset. The $\overline{\text{PD}}$

bit, which is set on power-up, is cleared when SLEEP is invoked. The \overline{TO} bit is cleared if WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GLINTD bit. If the GLINTD bit is set (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GLINTD bit is clear (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt vector address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupts are disabled (GLINTD is set), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bits set, the device will immediately wake-up from sleep. The TO bit is set, and the PD bit is cleared.

The WDT is cleared when the device wake from SLEEP, regardless of the source of wake-up.

14.4.1.1 WAKE-UP DELAY

When the oscillator type is configured in XT or LF mode, the Oscillator Start-up Timer (OST) is activated on wake-up. The OST will keep the device in reset for 1024Tosc. This needs to be taken into account when considering the interrupt response time when coming out of SLEEP.

FIGURE 14-9: WAKE-UP FROM SLEEP THROUGH INTERRUPT

	Q1 Q2 Q3 Q4	Q1 Q2 Q3 Q4	Q1 Q2	Q3 Q4	Q1 Q2 Q	3 Q4	Q1 Q2 Q3 Q4
OSC1			\sim				
CLKOUT(4)		/		Tost(2)	\/	/	
INT (RA0/INT pin) INTF flag				1 1 1 1	1 1 1 1 1	 	Interrupt Latency (2)
GLINTD bit	- - -		1	, , ,	, 1 1		
INSTRUCTION	FLOW		Processor		 		
PC	C PC	PC+1	χΡ	5+2	, X0004h	\square	0005h
Instruction (fetched	Inst (PC) = SLEEP	Inst (PC+1)		1 1 1	Inst (PC+	2)	
Instruction {	Inst (PC-1)	SLEEP		, ,	Inst (PC+	1)	Dummy Cycle
Note 1: XT or LF oscillator mode assumed. 2: Tost = 1024Tosc (drawing not to scale). This delay will not be there for RC osc mode. 3: When GLINTD = 0 processor jumps to interrupt routine after wake-up. If GLINTD = 1, execution will continue in line. 4: CLKOUT is not available in these osc modes, but shown here for timing reference.							

14.4.2 MINIMIZING CURRENT CONSUMPTION

To minimize current consumption, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should be at VDD or VSS. The contributions from on-chip pull-ups on PORTB should also be considered, and disabled when possible.

14.5 <u>Code Protection</u>

The code in the program memory can be protected by selecting the microcontroller in code protected mode (PM2:PM0 = '000').

Note:	PM2 d	oes not	exist on th	e PIC17C42. To
	select	code	protected	microcontroller
			AO = '00'.	

In this mode, instructions that are in the on-chip program memory space, can continue to read or write the program memory. An instruction that is executed outside of the internal program memory range will be inhibited from writing to or reading from program memory.

Note: Microchip does not recommend code protecting windowed devices.

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

15.0 INSTRUCTION SET SUMMARY

The PIC17CXX instruction set consists of 58 instructions. Each instruction is a 16-bit word divided into an OPCODE and one or more operands. The opcode specifies the instruction type, while the operand(s) further specify the operation of the instruction. The PIC17CXX instruction set can be grouped into three types:

- byte-oriented
- bit-oriented
- literal and control operations.

These formats are shown in Figure 15-1.

Table 15-1 shows the field descriptions for the opcodes. These descriptions are useful for understanding the opcodes in Table 15-2 and in each specific instruction descriptions.

byte-oriented instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' = '0', the result is placed in the WREG register. If 'd' = '1', the result is placed in the file register specified by the instruction.

bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

literal and control operations, 'k' represents an 8- or 11-bit constant or literal value.

The instruction set is highly orthogonal and is grouped into:

- · byte-oriented operations
- bit-oriented operations
- · literal and control operations

All instructions are executed within one single instruction cycle, unless:

- a conditional test is true
- the program counter is changed as a result of an instruction
- a table read or a table write instruction is executed (in this case, the execution takes two instruction cycles with the second cycle executed as a NOP)

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 25 MHz, the normal instruction execution time is 160 ns. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 320 ns.

TABLE 15-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (00h to FFh)
р	Peripheral register file address (00h to 1Fh)
i	Table pointer control i = '0' (do not change) i = '1' (increment after instruction execution)
t	Table byte select t = '0' (perform operation on lower byte) t = '1' (perform operation on upper byte literal field, constant data)
WREG	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= '0' or '1') The assembler will generate code with $x = '0'$. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select 0 = store result in WREG 1 = store result in file register f Default is d = '1'
u	Unused, encoded as '0'
S	Destination select 0 = store result in file register f and in the WREG 1 = store result in file register f Default is s = '1'
label	Label name
C,DC, Z,OV	ALU status bits Carry, Digit Carry, Zero, Overflow
GLINTD	Global Interrupt Disable bit (CPUSTA<4>)
TBLPTR	Table Pointer (16-bit)
TBLAT	Table Latch (16-bit) consists of high byte (TBLATH) and low byte (TBLATL)
TBLATL	Table Latch low byte
TBLATH	Table Latch high byte
TOS	Top of Stack
PC	Program Counter
BSR	Bank Select Register
WDT	Watchdog Timer Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the WREG register or the speci- fied register file location
[]	Options
()	Contents
\rightarrow	Assigned to
< >	Register bit field
∈	In the set of
italics	User defined term (font is courier)

Table 15-2 lists the instructions recognized by the MPASM assembler.

Note 1:	Any unused opcode is Reserved. Use of			
	any reserved opcode may cause unex-			
	pected operation.			

Note 2: The shaded instructions are not available in the PIC17C42

All instruction examples use the following format to represent a hexadecimal number:

0xhh


where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

FIGURE 15-1: GENERAL FORMAT FOR INSTRUCTIONS



15.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC17C4X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

15.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA, and then set the Z bit leaving 0000 0100b in the register.

15.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$PCH \to PCLATH; PCL \to dest$
Write PCL:	PCLATH \rightarrow PCH; 8-bit destination value \rightarrow PCL
Read-Modify-Write:	$PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH$; 8-bit result $\rightarrow PCL$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

15.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write). The user should keep this in mind when operating on special function registers, such as ports.

15.2 <u>Q Cycle Activity</u>

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycles provide the timing/designation for the Decode, Read, Execute, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The 4 Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced NOP
- Q2: Instruction Read Cycle or NOP
- Q3: Instruction Execute
- Q4: Instruction Write Cycle or NOP

Each instruction will show the detailed Q cycle operation for the instruction.




FIGURE 15-2: Q CYCLE ACTIVITY

TABLE 15-2: PIC17CXX INSTRUCTION SET

Mnemonic,		Description	Cycles	16-bit Opcod	e	Status Affected	Notes
Operands				MSb	Sb LSb		
BYTE-ORIE	NTED F	ILE REGISTER OPERATIONS					
ADDWF	f,d	ADD WREG to f	1	0000 111d ffff	ffff	OV,C,DC,Z	
ADDWFC	f,d	ADD WREG and Carry bit to f	1	0001 000d ffff	ffff	OV,C,DC,Z	
ANDWF	f,d	AND WREG with f	1	0000 101d ffff	ffff	Z	
CLRF	f,s	Clear f, or Clear f and Clear WREG	1	0010 100s ffff	ffff	None	3
COMF	f,d	Complement f	1	0001 001d ffff	ffff	Z	
CPFSEQ	f	Compare f with WREG, skip if f = WREG	1 (2)	0011 0001 ffff	ffff	None	6,8
CPFSGT	f	Compare f with WREG, skip if f > WREG	1 (2)	0011 0010 ffff	ffff	None	2,6,8
CPFSLT	f	Compare f with WREG, skip if f < WREG	1 (2)	0011 0000 ffff	ffff	None	2,6,8
DAW	f,s	Decimal Adjust WREG Register	1	0010 111s ffff	ffff	С	3
DECF	f,d	Decrement f	1	0000 011d ffff	ffff	OV,C,DC,Z	
DECFSZ	f,d	Decrement f, skip if 0	1 (2)	0001 011d ffff	ffff	None	6,8
DCFSNZ	f,d	Decrement f, skip if not 0	1 (2)	0010 011d ffff	ffff	None	6,8
INCF	f,d	Increment f	1	0001 010d ffff	ffff	OV,C,DC,Z	
INCFSZ	f,d	Increment f, skip if 0	1 (2)	0001 111d ffff	ffff	None	6,8
INFSNZ	f,d	Increment f, skip if not 0	1 (2)	0010 010d ffff	ffff	None	6,8
IORWF	f,d	Inclusive OR WREG with f	1	0000 100d ffff	ffff	Z	
MOVFP	f,p	Move f to p	1	011p pppp ffff	ffff	None	
MOVPF	p,f	Move p to f	1	010p pppp ffff	ffff	Z	
MOVWF	f	Move WREG to f	1	0000 0001 ffff	ffff	None	
MULWF	f	Multiply WREG with f	1	0011 0100 ffff	ffff	None	9
NEGW	f,s	Negate WREG	1	0010 110s ffff	ffff	OV,C,DC,Z	1,3
NOP	_	No Operation	1	0000 0000 0000	0000	None	
RLCF	f,d	Rotate left f through Carry	1	0001 101d ffff	ffff	C	
RLNCF	f,d	Rotate left f (no carry)	1	0010 001d ffff	ffff	None	
RRCF	f,d	Rotate right f through Carry	1	0001 100d ffff	ffff	С	
RRNCF	f,d	Rotate right f (no carry)	1	0010 000d ffff	ffff	None	
SETF	f,s	Set f	1	0010 101s ffff	ffff	None	3
SUBWF	f,d	Subtract WREG from f	1	0000 010d ffff	ffff	OV,C,DC,Z	1
SUBWFB	f,d	Subtract WREG from f with Borrow	1	0000 001d ffff	ffff	OV,C,DC,Z	1
SWAPF	f,d	Swap f	1	0001 110d ffff	ffff	None	
TABLRD	t,i,f	Table Read	2 (3)	1010 10ti ffff	ffff	None	7

Legend: Refer to Table 15-1 for opcode field descriptions.

- Note 1: 2's Complement method.
 - 2: Unsigned arithmetic.

3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.

- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- 5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

Mnemonic,		Description	Cycles	16-bit Opcode				Status	Notes
Operands				MSb			LSb	Affected	
TABLWT	t,i,f	Table Write	2	1010	11ti	ffff	ffff	None	5
TLRD	t,f	Table Latch Read	1	1010	00tx	ffff	ffff	None	
TLWT	t,f	Table Latch Write	1	1010	01tx	ffff	ffff	None	
TSTFSZ	f	Test f, skip if 0	1 (2)	0011	0011	ffff	ffff	None	6,8
XORWF	f,d	Exclusive OR WREG with f	1	0000	110d	ffff	ffff	Z	
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS		1					1
BCF	f,b	Bit Clear f	1	1000	1bbb	ffff	ffff	None	
BSF	f,b	Bit Set f	1	1000	0bbb	ffff	ffff	None	
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001 3	1bbb	ffff	ffff	None	6,8
BTFSS	f,b	Bit test, skip if set	1 (2)	1001	0bbb	ffff	ffff	None	6,8
BTG	f,b	Bit Toggle f	1	0011 3	1bbb	ffff	ffff	None	
LITERAL AN	ND COI	NTROL OPERATIONS	1					1	
ADDLW	k	ADD literal to WREG	1	1011	0001	kkkk	kkkk	OV,C,DC,Z	
ANDLW	k	AND literal with WREG	1	1011	0101	kkkk	kkkk	Z	
CALL	k	Subroutine Call	2	111k 1	kkkk	kkkk	kkkk	None	7
CLRWDT	_	Clear Watchdog Timer	1	0000	0000	0000	0100	TO,PD	
GOTO	k	Unconditional Branch	2	110k 1	kkkk	kkkk	kkkk	None	7
IORLW	k	Inclusive OR literal with WREG	1	1011	0011	kkkk	kkkk	Z	
LCALL	k	Long Call	2	1011	0111	kkkk	kkkk	None	4,7
MOVLB	k	Move literal to low nibble in BSR	1	1011 1	1000	uuuu	kkkk	None	
MOVLR	k	Move literal to high nibble in BSR	1	1011 3	101x	kkkk	uuuu	None	9
MOVLW	k	Move literal to WREG	1	1011	0000	kkkk	kkkk	None	
MULLW	k	Multiply literal with WREG	1	1011 3	1100	kkkk	kkkk	None	9
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000	0000	0000	0101	GLINTD	7
RETLW	k	Return literal to WREG	2	1011	0110	kkkk	kkkk	None	7
RETURN	_	Return from subroutine	2	0000	0000	0000	0010	None	7
SLEEP	_	Enter SLEEP Mode	1	0000	0000	0000	0011	TO, PD	
SUBLW	k	Subtract WREG from literal	1	1011	0010	kkkk	kkkk	OV,C,DC,Z	
XORLW	k	Exclusive OR literal with WREG	1	1011	0100	kkkk	kkkk	Z	

TABLE 15-2: PIC17CXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 15-1 for opcode field descriptions.

Note 1: 2's Complement method.

- 2: Unsigned arithmetic.
- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.
- 9: These instructions are not available on the PIC17C42.

ADDLW	ADD Lite	ADD Literal to WREG					
Syntax:	[label] A	DDLW	k				
Operands:	$0 \le k \le 25$	5					
Operation:	(WREG) -	⊦ k → (V	VREG)				
Status Affected:	OV, C, DC	C, Z					
Encoding:	1011	0001	kkkk	kkkk			
Description:	The conten 8-bit literal WREG.						
Words:	1	1					
Cycles:	1	1					
Q Cycle Activity:							
Q1	Q2	Q	3	Q4			
Decode	Read literal 'k'	Exect		Vrite to VREG			
Example:	ADDLW ()x15					
Before Instru WREG =							

ADDWF	ADD WRE	EG to f		
Syntax:	[<i>label</i>] A[DDWF	f,d	
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Operation:	(WREG) +	$(f) \rightarrow (c)$	dest)	
Status Affected:	OV, C, DC	;, Z		
Encoding:	0000	111d	ffff	ffff
Description:	Add WREG result is sto result is sto	red in Wi	REG. If 'd'	is 1 the
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Execu		Vrite to stination
Example:	ADDWF	REG, ()	
Before Instru WREG REG	iction = 0x17 = 0xC2			
After Instruct WREG REG	ion = 0xD9 = 0xC2			

After Instruction WREG = 0x25

ADDWFC	ADD WRE	EG and Ca	rry bit	to f
Syntax:	[<i>label</i>] A[DDWFC	f,d	
Operands:	$0 \le f \le 255$ $d \in [0,1]$	5		
Operation:	(WREG) +	- (f) + C \rightarrow	(dest)	
Status Affected:	OV, C, DC	, Z		
Encoding:	0001	D000	ffff	ffff
Description:	memory loc placed in W	i, the Carry F cation 'f'. If 'd' /REG. If 'd' is ata memory	' is 0, th s 1, the	e result is result is
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Execute		rite to tination
Example:	ADDWFC	REG 0		
Before Instru Carry bit REG WREG After Instruc Carry bit REG WREG	= 1 = 0x02 = 0x4D			

ANDLW	And Liter	al with V	VREG	
Syntax:	[label] A	NDLW	k	
Operands:	$0 \le k \le 25$	5		
Operation:	(WREG)	AND. (k)	\rightarrow (WR	EG)
Status Affected:	Z			
Encoding:	1011	0101	kkkk	kkkk
Description:	The conter the 8-bit lite WREG.			
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read literal 'k'	Execu		Vrite to NREG
Example:	ANDLW	0x5F		
Before Instru WREG	uction = 0xA3			
After Instruc WREG				

ANDWF	AND WREG with f					
Syntax:	[<i>label</i>] A	NDWF	f,d			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5				
Operation:	(WREG) .	AND. (f)	\rightarrow (dest)			
Status Affected:	Z					
Encoding:	0000	101d	ffff	ffff		
Description: The contents of WREG are AND'ed with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.				is stored		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Execu		Vrite to stination		
Example:	ANDWF	REG, 1				
Before Instru WREG REG After Instruct WREG	= 0x17 = 0xC2					

BCF		Bit Clear	f					
Synt	tax:	[<i>label</i>] E	BCF f,I	C				
Ope	rands:	$0 \le f \le 25$ $0 \le b \le 7$	$\begin{array}{l} 0 \leq f \leq 255 \\ 0 \leq b \leq 7 \end{array}$					
Ope	ration:	$0 \rightarrow (f < b >$	>)					
Stat	us Affected:	None						
Enc	oding:	1000	1bbb	fff	f	ffff		
Description:		Bit 'b' in re	gister 'f' is	clear	ed.			
Wor	ds:	1	1					
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3			Q4		
	Decode	Read register 'f'	Execu	ute		Write gister 'f'		
Exa	<u>mple</u> :	BCF	FLAG_R	EG,	7			
	Before Instruction FLAG_REG = 0xC7							
	After Instruct FLAG_R	tion EG = 0x47						

BSF	Bit Set f						
Syntax:	[<i>label</i>] B	[<i>label</i>] BSF f,b					
Operands:	$0 \le f \le 255$ $0 \le b \le 7$	$0 \le f \le 255$ $0 \le b \le 7$					
Operation:	$1 \rightarrow (f < b >$	·)					
Status Affected:	None						
Encoding:	1000	0bbb	fff	f	ffff		
Description:	Bit 'b' in reg	gister 'f' is	s set.				
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Execu	Execute		Write gister 'f'		
Example:	BSF I	FLAG_RE	G, 7				
After Instruct	EG= 0x0A						

BTF	SC	Bit Test, s	skip if Cle	ear				
Synt	tax:	[label] B	STFSC f,	b				
Ope	rands:	$0 \le f \le 253$ $0 \le b \le 7$	5					
Ope	ration:	skip if (f <t< td=""><td>o>) = 0</td><td></td><td></td></t<>	o>) = 0					
Stat	us Affected:	None						
Enco	oding:	1001	1bbb	ffff	ffff			
Des	cription:	If bit 'b' in instruction If bit 'b' is 0 fetched du cution is dia cuted inste instruction.	is skipped.) then the n ring the cur scarded, ar ad, making	ext instruction rent instruction rend a NOP i	ction Iction exe- s exe-			
Wor	ds:	1	1					
Cycl	les:	1(2)	1(2)					
QC	ycle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Execu	ite	NOP			
lf sk	ip:							
	Q1	Q2	Q3		Q4			
	Forced NOP	NOP	Execu	ite	NOP			
<u>Exa</u>	mple:	FALSE	BTFSC :	FLAG,1				
	Before Instru PC		Idress (HE	RE)				
	After Instructi If FLAG<7 PC If FLAG<7 PC	l> = 0; = ac l> = 1;	ldress (TR ldress (FA					

BTF	SS	Bit Test,	Bit Test, skip if Set					
Synt	ax:	[label]	BTFSS f,b)				
Ope	rands:	0 ≤ f ≤ 12 0 ≤ b < 7	27					
0								
•	ration:	skip if (f<	b>) = 1					
	us Affected:	None						
Enco	oding:	1001	0bbb	ffff	ffff			
Desc	cription:	instruction	register 'f' is is skipped. 1, then the	next instru	ction			
	fetched during the current instruction ex cution, is discarded and an NOP is exe- cuted instead, making this a two-cycle instruction.							
Word	ds:	1						
Cycl	es:	1(2)						
QC	cle Activity:							
	Q1	Q2	Q3		Q4			
	Decode	Read register 'f'	Execu	ite	NOP			
lf ski	p:			•				
	Q1	Q2	Q3		Q4			
	Forced NOP	NOP	Execu	ıte	NOP			
Example:		HERE FALSE TRUE	BTFSS : :	FLAG,1				
	Before Instru PC		ddress (HE	RE)				
	After Instructi If FLAG< ⁷ PC If FLAG< ⁷ PC	l> = 0 = a l> = 1	ddress (FA					

BTG	Bit Toggl	e f		
Syntax:	[<i>label</i>] E	BTG f,b		
Operands:	0 ≤ f ≤ 25 0 ≤ b < 7	5		
Operation:	$(f{<}b{>}) \rightarrow$	(f)		
Status Affected:	None			
Encoding:	0011	1bbb	ffff	ffff
Description:	Bit 'b' in da inverted.	ta memory	location '	f' is
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	(Q4
Decode	Read register 'f'	Execute	-	/rite ster 'f'
Example:	BTG	PORTC,	4	
Before Instru	iction:			
PORTC	= 0111	0101 [0x75	5]	
After Instruct	tion:			

CALL	Subroutir	ne Call		CLF	RF	Clear f				
Syntax:	[label]	[<i>label</i>] CALL k			tax:	[<i>label</i>] CL	[<i>label</i>] CLRF f,s			
Operands:	$0 \le k \le 40$	$0 \le k \le 4095$			erands:	$0 \le f \le 25$	$0 \le f \le 255$			
Operation:	k<12:8> –	PC+ 1 \rightarrow TOS, k \rightarrow PC<12:0>, k<12:8> \rightarrow PCLATH<4:0>;			eration:		$\begin{array}{l} 00h \rightarrow f, s \in [0,1] \\ 00h \rightarrow dest \end{array}$			
Status Affected:		$(15:13) \rightarrow \text{PCLATH}(7:5)$		Status Affected:		us Affected:	None			
				Enc	oding:	0010	100s	ffff	ffff	
Encoding: Description:	return addr the stack. T PC bits<12 bits of the F Call is a t	k kkkk kkkk kkkk kkkk utine call within 8K page. First, address (PC+1) is pushed onto ack. The 13-bit value is loaded into s<12:0>. Then the upper-eight the PC are copied into PCLATH. is a two-cycle instruction. CALL for calls outside 8K memory		Wor		Clears the ister(s). s = 0: Data WREG are s = 1: Data cleared. 1	a memory e cleared.	location		
	space.			Cyc		-				
Words:	1			QC	ycle Activity:		0	`	04	
Cycles:	2				Q1 Decode	Q2 Read	Q3 Exect		Q4 Write	
Q Cycle Activity Q1 Decode	: Q2 Read literal 'k'<7:0>	Q3 Execute	Q4 NOP		Decode	register 'f'	Exect	1	register 'f' and other specified register	
Forced NOF	P NOP	Execute	NOP	Exa	mple:	CLRF	FLAG	_REG		
Example: Before Instr PC = After Instru PC =		Before Instru FLAG_R After Instruc FLAG_R	EG = 0: tion	x5A x00						

TOS = Address (HERE + 1)

CLRWDT	Clear Wat	chdog 1	Timer				
Syntax:	[label] C	[label] CLRWDT					
Operands:	None	None					
Operation:							
Status Affected:	TO, PD						
Encoding:	0000	0000	0000	0100			
Description:	timer. It also	CLRWDT instruction resets the watchdog timer. It also resets the prescaler of the WDT. Status bits \overline{TO} and \overline{PD} are set.					
Words:	1						
Cycles:	1						
Cycles: Q Cycle Activity:	1						
•	1 Q2	Q3		Q4			
Q Cycle Activity:		Q3 Execu		Q4 NOP			
Q Cycle Activity:	Q2 Read register						
Q Cycle Activity: Q1 Decode	Q2 Read register ALUSTA CLRWDT						

COMF	Complem	ent f				
Syntax:	[label] (COMF	f,d			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5				
Operation:	$(\overline{f}) \rightarrow (d$	$(\overline{f}) \rightarrow (dest)$				
Status Affected:	Z					
Encoding:	0001	001d	ffff	ffff		
Description: The contents of register 'f' are mented. If 'd' is 0 the result is WREG. If 'd' is 1 the result is s back in register 'f'.						
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3		Q4		
Decode	Read register 'f'	Execu		Write gister 'f'		
Example:	COMF	REG	1,0			
Before Instru REG1	iction = 0x13					
After Instruct REG1 WREG	= 0x13					

CPFSEQ	Compare skip if f =	f with WREG	Э,	CP	FSGT	Compare skip if f >	f with WREG WREG	Э,
Syntax:	[label] ([label] CPFSEQ f		Syr	itax:	[label] ([label] CPFSGT f	
Operands:	$0 \le f \le 25$	5		Ope	erands:	$0 \le f \le 255$	5	
Operation:	(f) – (WREG), skip if (f) = (WREG) (unsigned comparison)		Ope	eration:	(f) – (WREG), skip if (f) > (WREG) (unsigned comparison)			
Status Affected:	None			Sta	tus Affected:	None		
Encoding:	0011	0001 fff	f ffff	Enc	oding:	0011	0010 ff:	f ffff
Description:	Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If 'f' = WREG then the fetched instruc- tion is discarded and an NOP is exe- cuted instead making this a two-cycle instruction.		Des	scription:	Compares the contents of data m location 'f' to the contents of the h by performing an unsigned subtra If the contents of 'f' > the content WREG then the fetched instruction discarded and an NOP is execute instead making this a two-cycle in tion		of the WREG d subtraction. contents of nstruction is executed	
Words:	1			14/2	rale .	tion. 1		
Cycles:	1 (2)			Wo		-		
Q Cycle Activity:				•	les:	1 (2)		
Q1	Q2	Q3	Q4	QC	Cycle Activity: Q1	Q2	Q3	Q4
Decode	Read register 'f'	Execute	NOP		Decode	Read	Execute	NOP
lf skip:				lf sl	(in:	register 'f'		
Q1	Q2	Q3	Q4	13	Q1	Q2	Q3	Q4
Forced NOP	NOP	Execute	NOP		Forced NOP	NOP	Execute	NOP
Example:	NEQUAL	CPFSEQ REG : :		<u>Exa</u>	ample:	HERE NGREATER GREATER	CPFSGT, R : :	
Before Instru					Before Instru	-	•	
PC Addr WREG REG	ess = HE = ? = ?	RE			PC WREG		dress (HERE)	
After Instruc If REG PC If REG PC	= W = Ac ≠ W	REG; Idress (EQUAL REG; Idress (NEQUA			After Instruc If REG PC If REG PC	> WI = Ad ≤ WI	REG; Idress (GREAT REG; Idress (NGREA	,

CPFS	SLT	Compare skip if f	e f with WRE < WREG	G,				
Synta	IX:	[label]	[label] CPFSLT f					
Opera	ands:	$0 \le f \le 25$	5					
Operation:		skip if (f) <	(f) – (WREG), skip if (f) < (WREG) (unsigned comparison)					
Status	s Affected:	None						
Enco	ding:	0011	0000 ff	ff ffff				
Descr	ription:	Compares the contents of data memor location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' < the contents of WREG, then the fetched instruction is discarded and an NOP is executed instead making this a two-cycle instruc- tion.						
Words	s:	1						
Cycle	S:	1 (2)	1 (2)					
Q Cyc	cle Activity:							
-	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Execute	NOP				
lf skip):							
_	Q1	Q2	Q3	Q4				
F	Forced NOP	NOP	Execute	NOP				
<u>Exam</u>	i <u>ple</u> :	HERE NLESS LESS	CPFSLT, REG : :	7				
B	Before Instru PC W		ddress (HERE)				
A	After Instruct If REG PC If REG PC	< W = A ≥ W	/REG; ddress (LESS /REG; ddress (NLES:					

DAV	v	Decimal	Adjust \	NREG R	egister
Syn	tax:	[<i>label</i>] D	AW f,s	6	
Ope	erands:	0 ≤ f ≤ 25 s ∈ [0,1]	5		
Ope	eration:				= 1] then >, s<3:0>;
		else WREG	<3:0> →	f<3:0>, s	<3:0>;
		else	<7:4>+6	$6 \rightarrow f < 7:4$	>, s<7:4>
Stat	us Affected:	C	<7:4> →	f<7:4>, s	<7:4>
	oding:	0010	111 a	ffff	ffff
	cription:	DAW adjus	111s		
WREG resulting from th tion of two variables (ear BCD format) and product packed BCD result. s = 0: Result is placed memory locatio WREG. s = 1: Result is placed					packed correct ata nd
			emory lo	cation 'f'.	
Wor		1			
Сус		1			
QC	ycle Activity: Q1	Q2	Q	2	Q4
	Decode	Read	Exec	-	Write
		register 'f'			egister 'f'
					nd other pecified
					register
<u>Exa</u>	mple1:	DAW RE	G1, 0		
	Before Instru	iction			
	WREG REG1	= 0xA5 = ??			
	C	= ?? = 0			
	DC	= 0			
	After Instruct				
	WREG REG1	= 0x05 = 0x05			
	С	= 1			
<u>Exa</u>	DC <u>mple 2</u> :	= 0			
	Before Instru	iction			
	WREG	= 0xCE			
	REG1 C	= ?? = 0			
	DC	= 0 = 0			
	After Instruct WREG	tion = 0x24			

DECF	Decreme	nt f		DECFSZ	Decrement f, skip if 0
Syntax:	[label]	DECF f,d		Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$	5		Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$
Operation:	(f) – 1 \rightarrow ((dest)		Operation:	(f) $- 1 \rightarrow$ (dest);
Status Affected:	OV, C, DC	;, Z			skip if result = 0
Encoding:	0000	011d ff	ff ffff	Status Affecte	d: None
Description:	Decrement	register 'f'. If '	d' is 0 the	Encoding:	0001 011d ffff ffff
		ored in WREG		Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed i
Words:	1				WREG. If 'd' is 1 the result is placed back in register 'f'.
Cycles:	1				If the result is 0, the next instruction,
Q Cycle Activity:					which is already fetched, is discarded
Q1	Q2	Q3	Q4		and an NOP is executed instead mak- ing it a two-cycle instruction.
Decode	Read register 'f'	Execute	Write to destination	Words:	1
Example:	DECF (CNT, 1		Cycles:	1(2)
Before Instru		- ,		Q Cycle Activi	ty:
CNT	= 0x01			Q1	Q2 Q3 Q4
Z	= 0			Decode	
After Instruc	tion				register 'f' destination
CNT	= 0x00			Example:	HERE DECFSZ CNT, 1
Z	= 1				GOTO LOOP CONTINUE
				Deferre la	
				Before Ins	struction

PC	=	Address (HERE)
After Instruc	tion	
CNT	=	CNT - 1
If CNT	=	0;
PC	=	Address (CONTINUE)
	-	0.

If CNT ≠ PC = 0; Address (HERE+1)

DCF	DCFSNZ Decrement f, skip if not 0						
Syn	tax:	[<i>label</i>] D	CFSNZ f,	k			
Ope	rands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$				
Ope	ration:	h: (f) $-1 \rightarrow (dest);$ skip if not 0					
Stat	us Affected:	None					
Enc	oding:	0010	011d f	fff	ffff		
Des	cription:	mented. If WREG. If back in reg If the result which is all and an NO	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is not 0, the next instruction which is already fetched, is discarded, and an NOP is executed instead mak- ing it a two-cycle instruction.				
Wor	ds:	1					
Сус	les:	1(2)					
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Execute		Write to estination		
lf sk	ip:						
	Q1	Q2	Q3		Q4		
	Forced NOP	NOP	Execute		NOP		
<u>Exa</u>	<u>mple</u> :	HERE ZERO NZERO	DCFSNZ T : :	EMP,	1		
	Before Instru TEMP_V		?				
	After Instruct TEMP_V If TEMP_ PC If TEMP_ PC	ALUE = VALUE = =	TEMP_V/ 0; Address 0; Address	(ZERO)		

Syntax:	[label]	GOTO	k		
Operands:	0≤k≤81				
Operation:	$k \rightarrow PC<12:0>;$ $k<12:8> \rightarrow PCLATH<4:0>,$ $PC<15:13> \rightarrow PCLATH<7:5>$				
Status Affected:	None				
Encoding:	110k	kkkk	kkk}	k kkkł	
Description:	GOTO allows an unconditional branch anywhere within an 8K page boundar The thirteen bit immediate value is loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded into PCLATH. GOTO is always a two-cycle instruction.				
Words:	1				
Cycles:	2				
Q Cycle Activity:					
Q1	Q2	Q3	5	Q4	
Decode	Read literal 'k'<7:0>	Execu	ute	NOP	
Forced NOP	NOP	Execu	ute	NOP	
Example:	GOTO THE	RE			
Example: After Instruct		RE			

F	In	cremer	nt f				
tax:	[/	abel]	INCF f	,d			
erands:	-	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$					
eration:	(f)	(f) + 1 \rightarrow (dest)					
us Affected:	0	V, C, D0	C, Z				
oding:		0001	010d	ffff	ffff		
cription:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'.						
ds:	1						
les:	1						
ycle Activity:							
Q1		Q2	Q	3	Q4		
Decode			Exect		Write to estination		
mple:	IN	ICF	CNT,	1			
Before Instru	uctio	n					
CNT	=	0xFF					
Z C	= =	0 ?					
After Instruc CNT Z C	tion = = =	0x00 1 1					
	tax: rands: us Affected: oding: cription: ds: les: ycle Activity: Q1 Decode mple: Before Instruc CNT Z C After Instruc CNT Z	tax: [/ rrands: 0 d rration: (f) us Affected: O oding: [cription: Th w ds: 1 ycle Activity: Q1 Decode f rec mple: IN Before Instruction CNT = Z = C = After Instruction CNT = Z = Z =	tax: [label] frands: $0 \le f \le 25$: $d \in [0,1]$ fration: (f) + 1 \rightarrow us Affected: OV, C, DC oding: 0001 cription: The contermented. If WREG. If back in reg ds: 1 ycle Activity: Q1 Q2 Decode Read register 'f' mple: INCF Before Instruction CNT = 0xFF Z = 0 C = ? After Instruction CNT = 0x00 Z = 1	tax: $[label]$ INCF f frands: $0 \le f \le 255$ $d \in [0,1]$ fration: $(f) + 1 \rightarrow (dest)$ us Affected: OV, C, DC, Z oding: $0001 010d$ cription: The contents of reginerated. If 'd' is 0 the WREG. If 'd' is 0 the WREG. If 'd' is 1 the back in register 'f'. ds: 1 ycle Activity: Q1 Q2 Q3 Decode Read Exect register 'f' mple: INCF CNT, Before Instruction CNT = 0xFF Z = 0 C = ? After Instruction CNT = 0x00 Z = 1	tax: [<i>label</i>] INCF f,d trands: $0 \le f \le 255$ $d \in [0,1]$ tration: (f) + 1 \rightarrow (dest) us Affected: OV, C, DC, Z oding: 0001 010d ffff cription: The contents of register 'f' ar mented. If 'd' is 0 the result is WREG. If 'd' is 1 the result is back in register 'f'. ds: 1 tes: 1 ycle Activity: Q1 Q2 Q3 Decode Read Execute register 'f' d mple: INCF CNT, 1 Before Instruction CNT = 0xFF Z = 0 C = ? After Instruction CNT = 0x00 Z = 1		

INCFSZ	NCFSZ Increment f, skip if 0						
Syntax:	[label]	INCFSZ	f,d				
Operands:	nds: $0 \le f \le 255$ $d \in [0,1]$						
Operation:		(f) + 1 \rightarrow (dest) skip if result = 0					
Status Affected: None							
Encoding:	0001	111d	ffff	ffff			
Description:	mented. If 'd WREG. If 'd back in regi If the result which is alr and an NOF	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.					
Words: 1							
Cycles:	1(2)						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Execu		Vrite to stination			
lf skip:							
Q1	Q2	Q3		Q4			
Forced NOP	NOP	Execu	ıte	NOP			
Example:	NZERO	INCFSZ : :	CNT,	1			
Before Instru PC		(HERE)					
After Instruc CNT If CNT PC If CNT PC	= CNT + 7 = 0; = Address ≠ 0;	1 S(ZERO) S(NZERO)				

INFSNZ	Incremer	nt f, skip	if not 0			
Syntax:	[label] I	NFSNZ	f,d			
Operands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	5				
Operation:	(f) + 1 \rightarrow	(dest), s	kip if not	0		
Status Affected:	None					
Encoding:	0010	010d	ffff	ffff		
Description:	mented. If WREG. If back in reg If the result which is all and an NO	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is not 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead making it a two-cycle instruction.				
Words:	1	1				
Cycles:	1(2)	1(2)				
Q Cycle Activity:						
Q1	Q2	Q	3	Q4		
Decode	Read register 'f'	Exect		Vrite to stination		
lf skip:						
Q1	Q2	Q	3	Q4		
Forced NOP	NOP	Exec	ute	NOP		
Example:	HERE ZERO NZERO	INFSNZ	REG, 1			
Before Instru REG	iction = REG					
After Instruct REG If REG PC If REG PC	= REG + = 1; = Addres = 0;	1 s (zero s (nzero				

IOR		Inclusive		erai witi	WREG
Synt	tax:	[label]	IORLW	k	
Ope	rands:	$0 \le k \le 25$	55		
Ope	ration:	(WREG)	.OR. (k)	\rightarrow (WRI	EG)
Stat	us Affected:	Z			
Enco	oding:	1011	0011	kkkk	kkkk
Description:		The conter the eight b placed in V	it literal 'k		
Wor	ds:	1			
Cycl	es:	1			
QC	ycle Activity:				
	Q1	Q2	Q3	3	Q4
	Decode	Read literal 'k'	Execu	ute	Write to WREG
<u>Exa</u>	mple:	IORLW	0x35		
	Before Instru WREG	iction = 0x9A			
	After Instruct	tion = 0xBF			

IORWF	Inclusive	OR WREG	vith f	LCALL	Long Cal	I	
Syntax:	[label]	IORWF f,d		Syntax:	[label]	LCALL k	
Operands:	0 ≤ f ≤ 255	5		Operands:	$0 \le k \le 25$	5	
	d ∈ [0,1]			Operation:	PC + 1 \rightarrow	TOS;	
Operation:	(WREG) .	$OR.\left(f ight) ightarrow\left(de ight)$	est)		$k \rightarrow PCL$,	(PCLATH) -	→ PCH
Status Affected:	Z			Status Affected:	None		
Encoding:	0000	100d ff	ff ffff	Encoding:	1011	0111 kk	kk kkkk
Description:	'd' is 0 the r	R WREG with result is placed result is placed	0	Description:	tine call to a gram memor First, the re	anywhere with ory space. eturn address	
Words:	1				•	o the stack. A ess is then lo	
Cycles:	1					ounter. The low	
Q Cycle Activity:	:						s embedded in
Q1	Q2	Q3	Q4			om PC high h	er 8-bits of PC olding latch,
Decode	Read register 'f'	Execute	Write to destination		PCLATH.	-	-
	1		destination	Words:	1		
Example:		ESULT, O		Cycles:	2		
Before Instr RESUL				Q Cycle Activity:			
WREG	= 0x13 = 0x91			Q1	Q2	Q3	Q4
After Instruc				Decode	Read literal 'k'	Execute	Write register PCL
WREG	= 0x13 = 0x93			Forced NOP	NOP	Execute	NOP
				Example:	MOVPF W	IGH(SUBROU REG, PCLAT OW(SUBROUT	H

Before Instruction

SUBROUTINE	=	16-bit Address
PC	=	?
After Instruction		

PC = A	dress (SUBROUTINE)
--------	--------------------

MOVFP	Move f to	р		MOVLB	Move Lite	eral to low i	nibble in BSR
Syntax:	[<i>label</i>] N	IOVFP f,p		Syntax:	[label]	MOVLB k	
Operands:	0 ≤ f ≤ 255	5		Operands:	$0 \le k \le 15$	5	
	$0 \le p \le 31$			Operation:	k ightarrow (BSR	(<3:0>)	
Operation:	$(f) \to (p)$			Status Affected:	None		
Status Affected:	None			Encoding:	1011	1000 ui	uuu kkkk
Encoding:	011p	pppp ff	ff ffff	Description:	The four bi	t literal 'k' is lo	baded in the
Description:	to data mer can be any	nory location ' where in the 2	nory location 'f' p'. Location 'f' 56 word data 'p' can be 00h		low 4-bits o are affected is unchang	of the Bank S	
		'f' can be WR	EG (a useful	Words:	1		
	special situ	,	ful for transfer-	Cycles:	1		
	•		on to a periph-	Q Cycle Activity:			
	•	·	transmit buffer	Q1	Q2	Q3	Q4
	indirectly a	ort). Both 'f' an ddressed.	d p can be	Decode	Read	Execute	Write literal
Words:	1				literal 'u:k'		'k' to BSR<3:0>
Cycles:	1			Example:	MOVLB	0x5	
Q Cycle Activity				Before Instru	uction		
Q1	Q2	Q3	Q4	BSR reg	ister = 0x	:22	
Decode	Read register 'f'	Execute	Write register 'p'	After Instruc BSR reg		:25	
Example:	MOVFP I	REG1, REG2		Note: For th	ne PIC17C42	2, only the lo	ow four bits of
Before Instr REG1 REG2		33, 11			BSR registe ed. The uppe		sically imple- ead as '0'.
After Instruc REG1		33,					

REG2

0x33

=

MOVLR	Move Literal to high nibble in BSR					
Syntax:	[<i>label</i>] MOVLR k					
Operands:	$0 \le k \le 15$					
Operation:	$k \rightarrow (BSR < 7:4 >)$					
Status Affected:	None					
Encoding:	1011 101x kkkk v	uuuu				
Description: The 4-bit literal 'k' is loaded into the most significant 4-bits of the Bank Select Register (BSR). Only the high 4-bits of the Bank Select Register are affected. The lower half of the BSR is unchanged. The assembler will encode the "u" fields as 0.						
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2 Q3 Q	.4				
Decode	Read literal Execute Wri 'k:u' literal BSR<	'k' to				
Example:	MOVLR 5					
Before Instruction BSR register = 0x22 After Instruction BSR register = 0x52						
	instruction is not available ir 'C42 device.	n the				

MOVLW	Move Lite	Move Literal to WREG				
Syntax:	[label]	MOVLW	′ k			
Operands:	$0 \le k \le 25$	55				
Operation:	$k \rightarrow (WR)$	$k \rightarrow (WREG)$				
Status Affected	None					
Encoding:	1011	0000	kkkk	kkkk		
Description:	The eight b WREG.	The eight bit literal 'k' is loaded into WREG.				
Words:	1					
Cycles:	1					
Q Cycle Activity	:					
Q1	Q2	Q3	5	Q4		
Decode	Read literal 'k'	Execu		Vrite to NREG		
Example:	MOVLW	0x5A				
After Instru	ction					

WREG = 0x5A

MOVPF	Move p to f				
Syntax:	[<i>label</i>] MOVPF p,f				
Operands:	$0 \le f \le 255$ $0 \le p \le 31$				
Operation:	$(p) \rightarrow (f)$				
Status Affected:	Z				
Encoding:	010p pppp ffff ffff				
Description: Move data from data memory locatio 'p' to data memory location 'f'. Locati 'f' can be anywhere in the 256 byte da space (00h to FFh) while 'p' can be 0 to 1Fh.					
	Either 'p' or 'f' can be WREG (a useful special situation).				
	MOVPF is particularly useful for transfer- ring a peripheral register (e.g. the timer or an I/O port) to a data memory loca- tion. Both 'f' and 'p' can be indirectly addressed.				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2 Q3 Q4				
Decode	Read Execute Write register 'p' register 'f'				
Example:	MOVPF REG1, REG2				
Before Instru	uction				
REG1 REG2	= 0x11 = 0x33				
After Instruc REG1 REG2	tion = 0x11 = 0x11				

MO\	/WF	Μ	love WF	REG to f			
Synt	ax:	[label]	MOVW	= f		
Operands:		0	≤ f ≤ 25	5			
Ope	ration:	(\	VREG)	\rightarrow (f)			
State	us Affected:	Ν	one				
Enco	oding:		0000	0001	fff	f	ffff
Description:		Lo		from WR can be a space.			
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1		Q2	Q	3		Q4
	Decode		Read gister 'f'	Exect	ute		Write gister 'f'
<u>Exa</u>	<u>mple</u> :	M	OVWF	REG			
	Before Instru WREG REG	uctio = =	n 0x4F 0xFF				
	After Instruc WREG REG	tion = =	0x4F 0x4F				

MULLW	Multiply I	iteral with V	VREG	MULWF	Multiply V	VREG with f	f	
Syntax:	[label]	MULLW k		Syntax:	[label]	[label] MULWF f		
Operands:	$0 \le k \le 25$	5		Operands:	$0 \le f \le 25$	$0 \leq f \leq 255$		
Operation:	(k x WRE	G) \rightarrow PRODI	H:PRODL	Operation:	(WREG x	(WREG x f) \rightarrow PRODH:PRODL		
Status Affected:	None			Status Affected:	None	None		
Encoding:	1011	1100 kk	kk kkkk	Encoding:	0011	0100 fff	ff ffff	
Description:	out betwee and the 8-b result is pla register pai high byte. WREG is u None of the Note that n is possible	ed multiplicatio n the contents bit literal 'k'. The aced in PRODH r. PRODH con nchanged. e status flags a either overflow in this operatio ssible but not o	of WREG e 16-bit H:PRODL tains the are affected. / nor carry on. A zero	Description:	out betwee and the regu 16-bit resul PRODH:PF PRODH co Both WREC None of the Note that n is possible	d multiplicatio in the contents jister file locati it is stored in the RODL register intains the high and 'f' are un estatus flags a either overflow in this operations ssible but not	of WREG ion 'f'. The he pair. h byte. nchanged. are affected. v nor carry on. A zero	
Words:	1.			Words:	1			
Cycles:	1			Cycles:	1			
Q Cycle Activity:				Q Cycle Activity:				
Q1	Q2	Q3	Q4	Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Execute	Write registers PRODH: PRODL	Decode	Read register 'f'	Execute	Write registers PRODH: PRODL	
Example:	MULLW	0xC4		Example:	MULWF	REG		
Before Instru WREG PRODH PRODL	= 0x = ? = ?	Æ2		Before Insti WREG REG PRODH PRODL	= 0x = 0x = ?	cC4 :B5		
After Instruct WREG PRODH PRODL Note: This	= 0> = 0> = 0>	C4 (AD (08 is not avail	able in the	After Instru WREG REG PRODH PRODL	= 0> = 0> I = 0>	xC4 xB5 x8A x94		
	C42 device				instruction 7C42 device		lable in th	

NEG	w	Negate W					
Synta	ax:	[<i>label</i>] NEGW f,s					
Opera	ands:	$0 \le F \le 255$ s $\in [0,1]$					
Opera	ation:	$\frac{\overline{WREG} + 1 \rightarrow (f);}{\overline{WREG} + 1 \rightarrow s}$					
Statu	s Affected:	OV, C, DC, Z					
Enco	ding:	0010 110s ffff ffff					
Description:		WREG is negated using two's comple- ment. If 's' is 0 the result is placed in WREG and data memory location 'f'. If 's' is 1 the result is placed only in data memory location 'f'.					
Words:		1					
Cycle	es:	1					
Q Cy	cle Activity:						
_	Q1	Q2 Q3 Q4					
	Decode	Read register 'f' Execute register 'f' Write register 'f' and other specified register					
<u>Exam</u>	nple:	NEGW REG,0					
E	Before Instru WREG REG	ction = 0011 1010 [0x3A], = 1010 1011 [0xAB]					
A	After Instruct WREG REG	ion = 1100 0111 [0xC6] = 1100 0111 [0xC6]					

NOF	0	No Operation						
Synt	ax:	[label]	NOP					
Ope	rands:	None	None					
Operation: No operation								
Stat	us Affected:	None						
Enco	oding:	0000	0000	000	0	0000		
Des	cription:	No operati	on.					
Wor	ds:	1						
Cycl	es:	1						
QC	ycle Activity:							
	Q1	Q2	Q3	3		Q4		
	Decode	NOP	Exect	ute		NOP		

Example:

None.

RETFIE		Return fr	om Inte	rrupt			
Syntax:		[label]	RETFIE				
Operands	:	None					
Operation	:	$\begin{array}{l} TOS \rightarrow (I \\ 0 \rightarrow GLIN \\ PCLATH \end{array}$	ITD;	nged.			
Status Aff	ected:	GLINTD					
Encoding	:	0000	0000	0000	0101		
Description:		Return from and Top of PC. Interru the GLINT interrupt di	Stack (To pts are ei D bit. GLI	DS) is load nabled by NTD is the	led in the clearing e global		
Words:		1					
Cycles:		2					
Q Cycle A	ctivity:						
(Q1	Q2	Q3	3	Q4		
De	code	Read register T0STA	Execu	ute	NOP		
Force	ed NOP	NOP	Execu	ute	NOP		
Forced NOP Example: After Interrupt PC = GLINTD =		RETFIE t = TOS = 0					

RET	LW	Return Li	teral to WR	EG
Synt	tax:	[label]	RETLW k	
Ope	rands:	$0 \le k \le 25$	5	
Ope	ration:		$G; TOS \rightarrow unchanged$	
Stat	us Affected:	None		
Enco	oding:	1011	0110 kk	kk kkkk
Des	cription:	'k'. The proo the top of th	gram counter le stack (the re ldress latch (l	eight bit literal is loaded from eturn address). PCLATH)
Wor	ds:	1		
Cycl	es:	2		
	ycle Activity:			
QU	ycie Activity.			
QU		Q2	Q3	Q4
Q U		Q2 Read literal 'k'	Q3 Execute	Q4 Write to WREG
	Q1	Read		Write to
	Q1 Decode	Read literal 'k'	Execute Execute BLE ; WREG co ; offset	Write to WREG NOP
	Q1 Decode Forced NOP	Read literal 'k' NOP CALL TAI : TABLE ADDWF PC RETLW kt : :	Execute Execute BLE ; WREG cc ; offset ; WREG r ; table C ; WREG = 0 ; Begin t	Write to WREG NOP
	Q1 Decode Forced NOP	Read literal 'k' NOP CALL TAI : TABLE ADDWF PC RETLW ki : : RETLW ki	Execute Execute BLE ; WREG cc ; offset ; WREG r ; table C ; WREG = 0 ; Begin t	Write to WREG NOP

RET	JRN Return from Subroutine						
Synt	ax:	[label]	RETUR	N			
Ope	rands:	None					
Ope	ration:		TOS \rightarrow PC; PCLATH is unchanged				
Stat	us Affected:	None					
Enco	oding:	0000	0000	0000	0010		
Description:		Return from popped and is loaded in	d the top	of the sta	ck (TOS)		
Wor	ds:	1					
Cycl	es:	2					
QC	ycle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read register PCL*	Exect	ute	NOP		
	Forced NOP	NOP	Exec	ute	NOP		
	emember readir	-					

* Remember reading PCL causes PCLAI H to be updated. This will be the high address of where the RETURN instruction is located.

Example: RETURN

After Interrupt PC = TOS

RLCF	Rotate L	eft f throu.	gh Carry	
Syntax:	[label]	RLCF f,o	t t	
Operands:	$0 \le f \le 25$ $d \in [0,1]$	55		
Operation:	$f < n > \rightarrow c$ $f < 7 > \rightarrow c$ $C \rightarrow d < 0$);		
Status Affected:	С			
Encoding:	0001	101d	ffff ff	ff
Description:	one bit to Flag. If 'd'	the left throu is 0 the resu 'd' is 1 the re	er 'f' are rota ugh the Carry Ilt is placed i esult is store er f	/ n
Words:	1			-
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3	Q4	
Decode	Read register 'f'	Execute	Write to destinati	-
	register i		ucstinati	011
Example:	RLCF	REG,		
	RLCF	REG,		
Example:	RLCF			
Example: Before Instru REG	RLCF Uction = 1110 (= 0			
Example: Before Instru REG C	RLCF = 1110 (= 0 tion = 1110 (

RLNCF	Rotate Left f (no carry)				
Syntax:	[label] RLNCF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \left[0,1\right] \end{array}$				
Operation:	$f < n > \rightarrow d < n+1 >;$ $f < 7 > \rightarrow d < 0 >$				
Status Affected:	None				
Encoding:	0010 001d ffff f	fff			
Description:	The contents of register 'f' are rot one bit to the left. If 'd' is 0 the res placed in WREG. If 'd' is 1 the res stored back in register 'f'.	sult is			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2 Q3 Q4	1			
Decode	ReadExecuteWriteregister 'f'destination				
Example:	RLNCF REG, 1				
Before Instr	uction				
C REG	= 0 = 1110 1011				
After Instruc C	tion =				

RRCF	Rotate R	Rotate Right f through Carry					
Syntax:	[label]	RRCF	f,d				
Operands:	$0 \le f \le 25$ $d \in [0,1]$	5					
Operation:	$f < n > \rightarrow d < f < 0 > \rightarrow C$ $C \rightarrow d < 7 > c$;					
Status Affected:	С						
Encoding:	0001	100d	ffff	ffff			
Description:	The conter one bit to ti Flag. If 'd' i WREG. If 'd back in reg	he right th s 0 the res d' is 1 the jister 'f'.	rough the sult is pla	e Carry ced in			
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Execu		Vrite to stination			
Example:	RRCF	F	REG1,0				
Example: Before Instru		F	REG1,0				
· · · ·	uction	F 0110	REG1,0				

	CF	Ro	tate F	Right f (r	io car	ry)	
Synta	ax:	[la	abel]	RRNCF	f,d		
Opera	ands:	-	≦ f ≤ 28 ₌ [0,1]	55			
Opera	ation:		$0 > \rightarrow 0$ $0 > \rightarrow 0$	d <n-1>; d<7></n-1>			
Statu	s Affected:	No	ne				
Enco	ding:	(0010	000d	fff	f	ffff
Desci	ription:	one pla	e bit to ced in	ents of reg the right. WREG. If ck in regis	lf 'd' is 'd' is 1	0 the	e result is
						-	
Word	s:	1					
Cycle	es:	1					
Q Cy	cle Activity:						
Q Cy	cle Activity: Q1	(Q2	Q	3		Q4
		R	Q2 ead ister 'f'	Q	-	-	Q4 /rite to stination
	Q1	R regi	ead		-	-	/rite to
Exam	Q1 Decode nple 1: Before Instru	R regi	ead ister 'f'	Exec	-	-	/rite to
Exam	Q1 Decode nple 1:	R regi	ead ister 'f'	REG, 1	-	-	/rite to
Exam E	Q1 Decode nple 1: Before Instru WREG REG After Instruct	R regi RRI Iction = = tion	ead ister 'f' NCF ? 1101	REG, 1	-	-	/rite to
Exam E	Q1 Decode nple 1: Before Instru WREG REG	R regi RRI Iction = =	ead ister 'f' NCF ?	REG, 1	-	-	/rite to
Exam E	Q1 Decode nple 1: Before Instru WREG REG After Instruct WREG	RRI RRI Inction = tion = =	ead ister 'f' NCF ? 1101 0	REG, 1	-	-	/rite to
Exam E A	Q1 Decode nple 1: Before Instru WREG REG After Instruct WREG REG	RRI Inction = tion = RRI RRI Inction =	ead ister 'f' NCF 1101 0 1110 NCF	Exec REG, 1 0111 1011 REG, 0	-	-	/rite to

SET	F	Set f	:				
Synta	ax:	[lab	el]	SETF	f,s		
Operands:		0 ≤ f s ∈ [≤ 258 0,1]	5			
Oper	ation:	FFh FFh					
Statu	us Affected:	None	Э				
Enco	oding:	00	10	101s	fff	f	ffff
Desc	cription:	'f' and	d WRE	oth the d EG are s ta memo	et to Fl	Fh. lf	
Word	ls:	1					
Cycle	es:	1					
Q Cy	cle Activity:						
-	Q1	Q	2	Q	3		Q4
	Decode	Rea regist		Exec	cute	reg and sp	Vrite jister 'f' d other ecified gister
Exan	nple1:	SETF	' 1	reg, 0			
	Before Instru REG WREG After Instruct	= 02 = 02	xDA x05				
		= 0	ĸFF				
Evon	REG WREG	= 0	ĸFF	1			
	WREG nple2:	= 0 SETF	ĸFF	REG, 1			
	WREG	= 02 SETF Iction = 02	ĸFF	REG, 1			

SLEEP	Enter SI	_EEP mod	le	
Syntax:	[label]	SLEEP		
Operands:	None			
Operation:	$\begin{array}{l} 00h \rightarrow W \\ 0 \rightarrow WD \\ 1 \rightarrow \overline{TO}; \\ 0 \rightarrow \overline{PD} \end{array}$	/DT; T postscal	er;	
Status Affected	I: TO, PD			
Encoding:	0000	0000	0000	0011
Description:	cleared. T set. Watch are cleare The proce	r down state he time-out hdog Timer ed. essor is put h the oscillat	status k and its into SLI	bit (TO) is prescaler EEP
Words:	1			
Cycles:	1			
Q Cycle Activit	y:			
Q1	Q2	Q3		Q4
Decode	Read register PCLATH	Execute	•	NOP
Example:	SLEEP			
Before Ins TO = PD =	?			
After Instru TO = PD = t If WDT cause	1†	his bit is cl	eared	

† If WDT causes wake-up, this bit is cleared

SUBLW			Subtr	act	WREG	from	n Lit	teral
Syntax:			[<i>label</i>] SUBLW k					
Operands:			$\leq k$	≤ 2	55			
Operati	on:	k	. – (V	VRE	$\Xi G) \rightarrow (V$	VRE	G)	
Status /	Affected:	C	DV, C	, D	C, Z			
Encodir	ng:		101	1	0010	kkł	ck	kkkk
Descrip	tion:	li		k'. T	subtracte he result			e eight bit I in
Words:		1						
Cycles:		1						
Q Cycle	Activity:							
	Q1		Q2		Q3			Q4
	Decode		Read eral 'k	c'	Execu	ite		Vrite to WREG
<u>Exampl</u>	<u>e 1</u> :	S	UBLW	1 ()x02			
	fore Instru WREG C er Instruct WREG	=	n 1 ? 1					
<u>Exampl</u>	C Z <u>e 2</u> :	=	1 0	; re	esult is po	sitive		
Be	fore Instru WREG C	iction = =	n 2 ?					
Afte Exampl	er Instruct WREG C Z <u>e 3</u> :	tion = = =	0 1 1	; re	esult is ze	ro		
Be	fore Instru WREG C	iction = =	n 3 ?					
Aft	er Instruc WREG C Z	tion = = =	FF 0 1		's comple esult is ne			

SUBWF	Subtra	act WREG	from f		S			
Syntax:	[label] SUBWF	f,d		-			
Operands:		$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \left[0,1 \right] \end{array}$						
Operation:	$(f) - (W) \rightarrow (dest)$							
Status Affected:	OV, C,	DC, Z			C			
Encoding:	0000	010d	ffff	ffff	S			
Description:	comple result is	t WREG from ment method stored in W stored back	d). If ['] d' is ′REG. If 'd	0 the d' is 1 the	E			
Words:	1							
Cycles:	1				V			
Q Cycle Activity:					v C			
Q1	Q2	Q3		Q4				
Decode	Read register 'f	Execu		Vrite to stination				
Example 1:	SUBWF	REG1, 1]			
Before Instru								
REG1 WREG C	= 3 = 2 = ?				<u>E</u>			
After Instruct REG1 WREG C Z	tion = 1 = 2 = 1 = 0	; result is p	ositive					
Example 2:								
Before Instru REG1 WREG C After Instruct	= 2 = 2 = ?				Ē			
REG1 WREG C Z	= 0 = 2 = 1 = 1	; result is z	ero					
Example 3:								
Before Instru REG1 WREG C	uction = 1 = 2 = ?				<u>E</u>			
After Instruc REG1 WREG C Z	tion = FF = 2 = 0 = 0	; result is n	egative					

SUBWFB	Subtrac Borrow	t WREG from	n f with		
Syntax:	[label]	[label] SUBWFB f,d			
Operands:	•=•==	$0 \le f \le 255$ $d \in [0,1]$			
Operation:	(f) – (W)	$(f)-(W)-\overline{C}\to(dest)$			
Status Affected:	OV, C, D	DC, Z			
Encoding:	0000	001d ff:	ff ffff		
Description:	(borrow) ment met stored in	Subtract WREG and the carry flag (borrow) from register 'f' (2's comple- ment method). If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	Q4		
Decode	Read register 'f'	Execute	Write to destination		
Example 1:	SUBWFB	REG1, 1			
Before Instr REG1 WREG	uction = 0x19 = 0x0D	(0001 1001) (0000 1101)			
С	= 1				
After Instruc REG1 WREG C Z	tion = 0x0C = 0x0D = 1 = 0	()			
Example2:	SUBWFB	REG1,0			
Before Instr REG1 WREG C	uction = 0x1B = 0x1A = 0	(0001 101 (0001 101	,		
After Instruc	tion				
REG1 WREG C	= 0x1B = 0x00 = 1	(0001 1011) ; result is zero			
Z	= 1				
Example3:		REG1,1			
Before Instr REG1 WREG C	uction = 0x03 = 0x0E = 1	(0000 001 (0000 110	,		
After Instruc REG1 WREG C Z	tion = 0xF5 = 0x0E = 0 = 0	(1111 010 (0000 110 ; result is ne			

SWA	PF	Swap f				
Synta	ax:	[label]	[label] SWAPF f,d			
Opera	ands:	$\begin{array}{l} 0 \leq f \leq 25 \\ d \in \ [0,1] \end{array}$	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$			
Opera	ation:		$f<3:0> \rightarrow dest<7:4>;$ $f<7:4> \rightarrow dest<3:0>$			
Statu	s Affected:	None				
Enco	ding:	0001	110d	ffff	ffff	
Desci	ription:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed in register 'f'.				
Word	s:	1				
Cycle	es:	1				
Q Cy	cle Activity:					
_	Q1	Q2	Q	3	Q4	
	Decode	Read register 'f'	Exect		Vrite to stination	
<u>Exam</u>	nple:	SWAPF 1	REG,	0		
Before Instruction REG = 0x53						
A	After Instruct REG	ion = 0x35				

TABLRD	Table Rea	ad			
Syntax:	[label]	[label] TABLRD t,i,f			
Operands:	$0 \le f \le 255$ $i \in [0,1]$ $t \in [0,1]$				
Operation:	If t = 0, TBLAT Prog N If i = 1,	$\label{eq:transform} \begin{array}{l} TBLATH \to f;\\ If \ t = 0,\\ TBLATL \to f;\\ Prog \ Mem \ (TBLPTR) \to TBLAT; \end{array}$			
Status Affected	: None				
Encoding:	1010	10ti ff	ff ffff		
Description:	is mov If t = 0	 A byte of the table latch (TBLAT) is moved to register file 'f'. If t = 0: the high byte is moved; If t = 1: the low byte is moved 			
	memo the (TBLP 16-bit	2. Then the contents of the program memory location pointed to by			
		 If i = 1: TBLPTR is incremented; If i = 0: TBLPTR is not incremented 			
Words:	1				
Cycles:	2 (3 cycle	2 (3 cycle if f = PCL)			
Q Cycle Activity	/:				
Q1	Q2	Q3	Q4		
Decode	Read register TBLATH or TBLATL	Execute	Write register 'f'		

TABLRD	Table Re	ead	
Example1:	TABLRD	1, 1,	REG ;
Before Instruc	tion		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	
MEMORY(TBLPTR)	=	0x1234
After Instruction	on (table v	write co	• •
REG		=	0xAA
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR			0xA357
MEMORY(TBLPTR)	=	0x5678
Example2:	TABLRD	0, 0,	REG ;
Before Instruc	tion		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY(TBLPTR)	=	0x1234
After Instruction	on (table v	write co	mpletion)
REG		=	0x55
TBLATH		=	0x12
TBLATL		=	0x34
TBLPTR		=	0xA356
MEMORY(TBLPTR)	=	0x1234

	Table Write
Syntax:	[label] TABLWT t,i,f
Operands:	$0 \le f \le 255$
	i ∈ [0,1]
	t ∈ [0,1]
Operation:	If $t = 0$,
	$f \rightarrow TBLATL;$
	If t = 1, f \rightarrow TBLATH:
	TBLAT \rightarrow Prog Mem (TBLPT
	lf i = 1,
	TBLPTR + 1 \rightarrow TBLPTR
Status Affected:	None
Encoding:	1010 11ti ffff fff
Description:	1. Load value in 'f' into 16-bit table
	latch (TBLAT)
	If $t = 0$: load into low byte;
	If t = 1: load into high byte2. The contents of TBLAT is writter
	to the program memory location
	pointed to by TBLPTR
	If TBLPTR points to externa
	program memory location, ther the instruction takes two-cycle
	If TBLPTR points to an interna
	EPROM location, then the
	instruction is terminated when
	an interrupt is received.
	CLR/VPP pin must be at the programmi for successful programming of inter
memory	-
memory If MCLR	₹/Vpp = Vdd
memory If MCLR the prog	VPP = VDD gramming sequence of internal memory
memory If MCLR the prog will be	VPP = VDD gramming sequence of internal memor executed, but will not be success
memory If MCLR the prog will be	V/VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may
memory If MCLR the pro will be (althoug	V/VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may
memory If MCLR the pro- will be (althoug	 VPP = VDD gramming sequence of internal memory executed, but will not be success with the internal memory location may ed) 3. The TBLPTR can be automatic cally incremented
memory If MCLR the pro- will be (althoug	 VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may ed) 3. The TBLPTR can be automatically incremented If i = 0; TBLPTR is not
memory If MCLR the pro will be (althoug	 VPP = VDD gramming sequence of internal memory executed, but will not be success with the internal memory location may ed) 3. The TBLPTR can be automatic cally incremented
memory If MCLR the pro- will be (althoug	 VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may red) 3. The TBLPTR can be automatically incremented If i = 0; TBLPTR is not incremented
memory If MCLR the pro will be (althoug disturbe	 VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may ed) 3. The TBLPTR can be automatic cally incremented If i = 0; TBLPTR is not incremented If i = 1; TBLPTR is incremented If i = 1; TBLPTR is incremented
memory If MCLR the pro will be (althoug disturbe	 VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may ad) 3. The TBLPTR can be automatic cally incremented lf i = 0; TBLPTR is not incremented lf i = 1; TBLPTR is incremented
memory If MCLR the pro will be (althoug disturbe	 VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may ed) 3. The TBLPTR can be automatic cally incremented If i = 0; TBLPTR is not incremented If i = 1; TBLPTR is incremented If i = 1; TBLPTR is incremented 1 2 (many if write is to on-chip
memory If MCLR the pro will be (althoug disturbe	 VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may ed) 3. The TBLPTR can be automatic cally incremented If i = 0; TBLPTR is not incremented If i = 1; TBLPTR is incremented If i = 1; TBLPTR is incremented 1 2 (many if write is to on-chip
memory If MCLR the pro- will be (althoug disturbe Words: Cycles: Q Cycle Activity:	 VPP = VDD gramming sequence of internal memory executed, but will not be success the internal memory location may ad) 3. The TBLPTR can be automatic cally incremented lf i = 0; TBLPTR is not incremented lf i = 1; TBLPTR is incremented 1 2 (many if write is to on-chip EPROM program memory)
memory If MCLR the pro- will be (althoug disturbe Words: Cycles: Q Cycle Activity: Q1	VPP = VDD gramming sequence of internal memory executed, but will not be success gramming sequence of internal memory gramming sequence 3. The TBLPTR can be automatic cally incremented If i = 0; TBLPTR is not incremented If i = 1; TBLPTR is incremented 1 2 (many if write is to on-chip EPROM program memory) Q2 Q3 Q2 Q3 Read Execute register 'f' register
memory If MCLR the pro- will be (althoug disturbe Words: Cycles: Q Cycle Activity: Q1	VPP = VDD gramming sequence of internal memory executed, but will not be success gh the internal memory location may sd) 3. The TBLPTR can be automatic cally incremented If i = 0; TBLPTR is not incremented If i = 1; TBLPTR is incremented 1 2 (many if write is to on-chip EPROM program memory) Q2 Q3 Q2 Q3 Q4 Execute

TABLWT	Table Write	
Example1:	TABLWT 0, 1,	, REG
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY	= = = =	0x53 0xAA 0x55 0xA356 0xFFFF
REG TBLATH TBLATL TBLPTR	on (table write co = = = = (TBLPTR - 1) =	ompletion) 0x53 0x53 0x55 0xA357 0x5355
Example 2:	TABLWT 1, 0,	, REG
Before Instruc REG TBLATH TBLATL TBLPTR MEMORY	= = = =	0x53 0xAA 0x55 0xA356 0xFFFF
After Instruction REG TBLATH TBLATL TBLPTR MEMORY	on (table write co = = = = (TBLPTR) =	ompletion) 0x53 0xAA 0x53 0xA356 0xAA53
Program Memory	15 TBLPTR	0 Data Memory

8 7

ī.

TBLAT

0

15

- - - - -

16 bits

- -

- -

- - - - -

8 bits

- - -

TLR	D	Table Late	ch Read				
Synt	ax:	[label]	[label] TLRD t,f				
Ope	rands:		$\begin{array}{l} 0 \leq f \leq 255 \\ t \in \left[0,1\right] \end{array}$				
Ope	ration:	If $t = 0$,					
		If $t = 1$,					
Statu	us Affected:	None	None				
Enco	oding:	1010 00tx ffff ffff					
Deso	cription:	Read data from 16-bit table latch (TBLAT) into file register 'f'. Table Latch is unaffected. If t = 1; high byte is read					
		-	byte is read				
		with TABLR		in conjunction data from pro- emory.			
Word	ds:	1					
Cycl	es:	1					
QC	cle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register TBLATH or TBLATL	Execute	Write register 'f'			
Exar	nple:	TLRD	t, RAM				
	Before Instru	_					
	t RAM	= 0 = ?					
	TBLAT	= 0x00AF	(TBLATH (TBLATL =	,			
	After Instruct						
	RAM TBLAT	= 0xAF = 0x00AF	(TBLATH (TBLATL =				
	Before Instru	iction					
	t RAM	= 1 = ?					
	TBLAT	= 0x00AF	(TBLATH (TBLATL =	,			
	After Instruct						
	RAM TBLAT	= 0x00 = 0x00AF	(TBLATH (TBLATL =	,			
	Program	15	0	Data			
	Memory			Memory			
		-1_/	BLPTR 3 7 0				
	16 bits	TBLAT 8 bits					

TLWT	Table Late	ch Write		TSTFSZ	Test f, sk	ip if 0	
Syntax:	[<i>label</i>] T	TLWT t,f		Syntax:	[label]	TSTFSZ f	
Operands:	$0 \le f \le 255$		Operands:	$0 \le f \le 255$			
	t ∈ [0,1]			Operation:	skip if f =	0	
Operation: If t = 0, $f \rightarrow TBLATL$; If t = 1, $f \rightarrow TBLATH$ Status Affected: None				Status Affected:	None		
		ATL;		Encoding:	0011	0011 fff	f ffff
		Description:	If 'f' = 0, the next instruction, fetched				
		·	during the current instruction executio is discarded and an NOP is executed				
Encoding:	1010	01tx ff:	ff ffff			a and an NOP	
Description:	Data from fi	le register 'f' i	s written into	Words:	1	,	
·	the 16-bit ta	able latch (TBI	_AT).	Cycles:	1 (2)		
	-	byte is writte		Q Cycle Activity:	. (_)		
		byte is written tion is used in		Q1	Q2	Q3	Q4
			ata from data	Decode	Read	Execute	NOP
	memory to	program mem	ory.		register 'f'		
Words:	1			If skip:	Q2	Q3	Q4
Cycles:	1			Q1 Forced NOP	NOP	Execute	NOP
Q Cycle Activity:							
Q1	Q2	Q3 Q4		<u>Example</u> : here tstfsz cnt nzero : zero :			
Decode	Decode Read Execute Write register 'f' register		register				
	Ū		TBLATH or TBLATL	Before Instru PC = Add	iction dress(HERE)		
Example:	TLWT t	, RAM		After Instruct			
Before Instru	uction			If CNT PC		00, dress (ZERO)	
t	= 0			If CNT		:00,	
RAM TBLAT	= 0xB7 = 0x0000	(TBLATH =	0x00)	PC	= Ac	ddress (NZERO)
	0.0000	(TBLATL =	,				
After Instruc	tion						
RAM TBLAT	$= 0 \times B7$		0~00)				
IDLAI	= 0x00B7	(TBLATH = (TBLATL =	,				
Before Instru	uction						
t	= 1						
RAM TBLAT	= 0xB7 = 0x0000	(TBLATH =	0×00)				
IDEAI	- 000000	(TBLATL =					
After Instruc	tion						
RAM	= 0xB7						
TBLAT	= 0xB700	(TBLATH = (TBLATL =	,				
			0,000				

XORLW	Exclusive OR Literal with	XORWF	Exclusive OR WREG with f
	WREG	Syntax:	[label] XORWF f,d
Syntax:	[<i>label</i>] XORLW k	Operands:	$0 \le f \le 255$
Operands:	$0 \le k \le 255$		d ∈ [0,1]
Operation:	(WREG) .XOR. $k \rightarrow (WREG)$	Operation:	(WREG) .XOR. (f) \rightarrow (dest)
Status Affected:	Z	Status Affected:	Z
Encoding:	1011 0100 kkkk kkkk	Encoding:	0000 110d ffff ffff
Description:	The contents of WREG are XOR'ed with the 8-bit literal 'k'. The result is placed in WREG.	Description:	Exclusive OR the contents of WREG with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored back in the register 'f'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:		Q Cycle Activity:	
Q1	Q2 Q3 Q4	Q Oycle Activity. Q1	Q2 Q3 Q4
Decode	ReadExecuteWrite toliteral 'k'WREG	Decode	Read Execute Write to destination
Example:	XORLW 0xAF	L	
Before Instruc	ction	Example:	XORWF REG, 1
After Instructi	= 0xB5 on = 0x1A	Before Instru REG WREG	ction = 0xAF = 0xB5
		After Instructi REG WREG	ion = 0x1A = 0xB5

NOTES:

16.0 DEVELOPMENT SUPPORT

16.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER[®] Real-Time In-Circuit Emulator
- PRO MATE™ Universal Programmer
- PICSTART[®] Low-Cost Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- MPLAB[™] Integrated Development Environment (IDE)
- MPASM Assembler
- MPSIM Software Simulator
- C Compiler (MP-C)
- Fuzzy logic development system (*fuzzy*TECH[®]–MP)

16.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC16C5X, PIC16CXX and PIC17CXX families. PICMASTER is supplied with the MPLAB[™] Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment. A PICMASTER System configuration is shown in Figure 16-1.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new PIC16C5X, PIC16CXX and PIC17CXX microcontrollers. The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and better) machine platform and Microsoft Windows® 3.x environment was chosen to best make these features available to you, the end user.

The PICMASTER Universal Emulator System consists primarily of four major components:

- Host-Interface Card
- Emulator Control Pod
- Target-Specific Emulator Probe
- PC-Host Emulation Control Software

The Windows operating system allows the developer to take full advantage of the many powerful features and functions of the PICMASTER system.

PICMASTER emulation can operate in one window, while a text editor is running in a second window.

PC-Host Emulation Control software takes full advantage of Dynamic Data Exchange (DDE), a feature of Windows. DDE allows data to be dynamically transferred between two or more Windows programs. With this feature, data collected with PICMASTER can be automatically transferred to a spreadsheet or database program for further analysis.

Under Windows, as many as four PICMASTER emulators can be run simultaneously from the same PC making development of multi-microcontroller systems possible (e.g. a system containing a PIC16CXX processor and a PIC17CXX processor).




FIGURE 16-1: PICMASTER SYSTEM CONFIGURATION

16.3 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

In PC-hosted mode, the PRO MATE II connects to the PC via one of the COM (RS-232) ports. PC based userinterface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. Full screen display and editing of data, easy selection of bit configuration and part type, easy selection of VDD min, VDD max and VPP levels, load and store to and from disk files (Intel[®] hex format) are some of the features of the software. Essential commands such as read, verify, program and blank check can be issued from the screen. Additionally, serial programming support is possible where each part is programmed with a different serial number, sequential or random.

The PRO MATE II has a modular "programming socket module". Different socket modules are required for different processor types and/or package types.

PRO MATE II supports all PIC16C5X, PIC16CXX and PIC17CXX processors.

16.4 <u>PICSTART Low-Cost Development</u> <u>System</u>

The PICSTART programmer is an easy to use, very low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. A PC-based user interface software makes using the programmer simple and efficient. The user interface is full-screen and menu-based. PICSTART is not recommended for production programming.

16.5 <u>MPLAB Integrated Development</u> <u>Environment Software.</u>

The MPLAB Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- A full featured editor
- Three operating modes
 - editor
 - emulator
 - simulator (available soon)
- A project manager
- Customizable tool bar and key mapping
- · A status bar with project information
- Extensive on-line help

MPLAB allows you to:

- · Edit your source files (either assembly or "C")
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
- source files
- absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator (available soon) allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

16.6 Assembler (MPASM)

The MPASM Cross Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC16C5X, PIC16CXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from the Microchip Universal Emulator System (PICMASTER).

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

- Data Directives are those that control the allocation of memory and provide a way to refer to data items symbolically; i.e., by meaningful names.
- **Control Directives** control the MPASM listing display. They allow the specification of titles and subtitles, page ejects and other listing control. This eases the readability of the printed output file.
- **Conditional Directives** permit sections of conditionally assembled code. This is most useful where additional functionality may wished to be added depending on the product (less functionality for the low end product, then for the high end product). Also this is very helpful in the debugging of a program.
- Macro Directives control the execution and data allocation within macro body definitions. This makes very simple the re-use of functions in a program as well as between programs.

16.7 Software Simulator (MPSIM)

The MPSIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The execution can be performed in; single step, execute until break, or in a trace mode. MPSIM fully supports symbolic debugging using MP-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

16.8 <u>C Compiler (MP-C)</u>

The MP-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with MPLAB.

The MP-C Code Development System is supplied directly by Byte Craft Limited of Waterloo, Ontario, Canada. If you have any questions, please contact your regional Microchip FAE or Microchip technical support personnel at (602) 786-7627.

16.9 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB[™] demonstration board for hands-on experience with fuzzy logic systems implementation.

NOTES:

17.0 PIC17C42 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Ambient temperature under bias55 to +125°C	2
Storage temperature	
Voltage on VDD with respect to Vss 0 to +7.5V	
Voltage on MCLR with respect to Vss (Note 2)0.6V to +14V	/
Voltage on RA2 and RA3 with respect to Vss0.6V to +12V	/
Voltage on all other pins with respect to Vss	'
Total power dissipation (Note 1)	V
Maximum current out of Vss pin(s) - Total	٩
Maximum current into VDD pin(s) - Total	٩
Input clamp current, Iik (VI < 0 or VI > VDD)	
Output clamp current, Ioκ (V0 < 0 or V0 > VDD)±20 mA	
Maximum output current sunk by any I/O pin (except RA2 and RA3)35 mA	٩
Maximum output current sunk by RA2 or RA3 pins60 mA	٩
Maximum output current sourced by any I/O pin20 mA	٩
Maximum current sunk by PORTA and PORTB (combined)150 mA	
Maximum current sourced by PORTA and PORTB (combined)100 mA	٩
Maximum current sunk by PORTC, PORTD and PORTE (combined)150 mA	٩
Maximum current sourced by PORTC, PORTD and PORTE (combined)100 mA	٩
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - Σ IOH} + Σ {(VDD-VOH) x IOH} + Σ (VOL x IOL)	

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 17-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

OSC	PIC17C42-16	PIC17C42-25
RC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 6 mA max.	IDD: 6 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
EC	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 24 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 16 MHz max.	Freq: 25 MHz max.
LF	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V
	IDD: 150 μA max. at 32 kHz (WDT enabled)	IDD: 150 μA max. at 32 kHz (WDT enabled)
	IPD: 5 μA max. at 5.5V (WDT disabled)	IPD: 5 μA max. at 5.5V (WDT disabled)
	Freq: 2 MHz max.	Freq: 2 MHz max.

17.1 DC CHARACTERISTICS:

PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

DC CHARA	CTERIS	STICS	Standard Operating				ns (unless otherwise stated)
	••••••					-40°C	
						0°C	\leq TA \leq +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
D001	Vdd	Supply Voltage	4.5	_	5.5	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	-	-	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	-	Vss	-	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060*	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D012			-	11	24 *	mA	Fosc = 16 MHz
D013			-	19	38	mA	Fosc = 25 MHz
D014			-	95	150	μΑ	Fosc = 32 kHz
							WDT enabled (EC osc configuration)
D020	IPD	Power-down Current	-	10	40	μA	VDD = 5.5V, WDT enabled
D021		(Note 3)	-	< 1	5	μA	VDD = 5.5V, WDT disabled

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads need to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \cdot R)$. For capacitive loads, The current can be estimated (for an individual I/O pin) as (CL $\cdot VDD$) $\cdot f$

CL = Total capacitive load on the I/O pin; f = average frequency on the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

Applicable Devices 42 R42 42A 43 R43 44

17.2 DC CHARACTERISTICS:

PIC17C42-16 (Commercial, Industrial) PIC17C42-25 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) Operating temperature

DC CHARACTERISTICS

-40°C \leq TA \leq +85°C for industrial and $0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial

Operating voltage VDD range as described in Section 17.1 Parameter No. Sym Characteristic Min Typ† Max Units Conditions Input Low Voltage VIL I/O ports D030 with TTL buffer Vss 0.8 V D031 with Schmitt Trigger buffer Vss 0.2VDD V _ D032 MCLR, OSC1 (in EC and RC Vss 0.2Vdd V Note1 _ mode) D033 OSC1 (in XT, and LF mode) 0.5VDD V _ Input High Voltage Vн I/O ports V D040 2.0 with TTL buffer _ Vdd D041 with Schmitt Trigger buffer 0.8VDD Vdd V _ D042 MCLR 0.8Vdd Vdd Note1 V D043 OSC1 (XT, and LF mode) 0.5VDD V D050 Hysteresis of 0.15VDD* VHYS V _ _ Schmitt Trigger inputs Input Leakage Current (Notes 2, 3) D060 lı∟ I/O ports (except RA2, RA3) $Vss \leq VPIN \leq VDD$, ±1 μΑ I/O Pin at hi-impedance PORTB weak pull-ups disabled MCLR D061 <u>+2</u> μA VPIN = Vss or VPIN = VDD D062 **RA2, RA3** ±2 μΑ $Vss \leq VRA2$, $VRA3 \leq 12V$ D063 OSC1, TEST ±1 μΑ $Vss \le VPIN \le VDD$ MCLR D064 VMCLR = VPP = 12V 10 μA

IPURB PORTB weak pull-up current These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only t and are not tested.

200

400

μΑ

60

These parameters are for design guidance only and are not tested, nor characterized. t

Design guidance to attain the AC timing specifications. These loads are not tested. ++

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

D070

(when not programming)

VPIN = Vss. $\overline{RBPU} = 0$

			Standard Operating Conditions (unless otherwise stated) Operating temperature							
DC CHARA	CTERI		Operating	tempera	-40°C \leq TA \leq +85°C for industrial and					
			Operating	voltage	-		TA \leq +70°C for commercial escribed in Section 17.1			
Parameter				Voltage						
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
		Output Low Voltage								
D080	VOL	I/O ports (except RA2 and RA3)	-	_	0.1VDD	V	IOL = 4 mA			
D081		with TTL buffer	-	-	0.4	V	IOL = 6 mA, VDD = 4.5 V			
D082		RA2 and RA3			3.0	v	Note 6 IOL = 60.0 mA, VDD = 5.5V			
			_	_	0.4	v	,			
D083		OSC2/CLKOUT (RC and EC osc modes)	_	_	0.4	V	IOL = 2 mA, VDD = 4.5V			
		Output High Voltage (Note 3)								
D090	Vон	I/O ports (except RA2 and RA3)	0.9Vdd	_	_	V	Юн = -2 mA			
D091		with TTL buffer	2.4	_	-	V	IOH = -6.0 mA, VDD = 4.5V Note 6			
D092		RA2 and RA3	_	_	12	V	Pulled-up to externally applied voltage			
D093		OSC2/CLKOUT (RC and EC osc modes)	2.4	-	-	V	ЮН = -5 mA, VDD = 4.5V			
		Capacitive Loading Specs on								
D100	Cosc2	Output Pins OSC2 pin	_	_	25 ††	pF	In EC or RC osc modes when OSC2 pin is outputting CLKOUT. External clock is used to drive OSC1.			
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	_	50 ††	pF				
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	_	100 ††	pF	In Microprocessor or Extended Microcontroller mode			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

the Design guidance to attain the AC timing specifications. These loads are not tested.

Note 1: In RC oscillator configuration, the OSC1 pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/Vpp pin may be kept in this range at times other than programming, but this is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

DC CHARA	CTERI	STICS	Standard Operating Conditions (unless otherwise stated) Operating temperature $-40^{\circ}C \le TA \le +40^{\circ}C$ Operating voltage VDD range as described in Section 17.1							
Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units				
		Internal Program Memory Programming Specs (Note 4)								
D110 D111	Vpp Vddp	Voltage on MCLR/VPP pin Supply voltage during programming	12.5 4.75	_ 5.0	13.5 5.25	V V	Note 5			
D112	IPP	Current into MCLR/VPP pin	-	25 ‡	50 ‡	mA				
D113	Iddp	Supply current during programming	-	-	30‡	mA				
D114		Programming pulse width	10	100	1000	μs	Terminated via internal/exter- nal interrupt or a reset			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note: When using the Table Write for internal programming, the device temperature must be less than 40°C.

17.3 <u>Timing Parameter Symbology</u>


The timing parameter symbols have been created using one of the following formats:

- 1. TppS2ppS
- 2. TppS

2. 1990				
Т				
F	Frequency	T	Time	
Lowerc	ase symbols (pp) and their meanings:			
рр				
ad	Address/Data	ost	Oscillator Start-up Timer	
al	ALE	pwrt	Power-up Timer	
сс	Capture1 and Capture2	rb	PORTB	
ck	CLKOUT or clock	rd	RD	
dt	Data in	rw	RD or WR	
in	INT pin	tO	TOCKI	
io	I/O port	t123	TCLK12 and TCLK3	
mc	MCLR	wdt	Watchdog Timer	
oe	ŌĒ	wr	WR	
os	OSC1			
Upperc	ase symbols and their meanings:			
S				
D	Driven	L	Low	
E	Edge	P	Period	
F	Fall	R	Rise	
н	High	V	Valid	
I	Invalid (Hi-impedance)	Z	Hi-impedance	

FIGURE 17-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



Applicable Devices 42 R42 42A 43 R43 44

17.4 <u>Timing Diagrams and Specifications</u>




TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	16	MHz	EC osc mode - PIC17C42-16
		(Note 1)	DC	_	25	MHz	- PIC17C42-25
		Oscillator Frequency	DC		4	MHz	RC osc mode
		(Note 1)	1	—	16	MHz	XT osc mode - PIC17C42-16
			1	_	25	MHz	- PIC17C42-25
			DC	—	2	MHz	LF osc mode
1	Tosc	External CLKIN Period	62.5		_	ns	EC osc mode - PIC17C42-16
		(Note 1)	40	—	—	ns	- PIC17C42-25
		Oscillator Period	250		_	ns	RC osc mode
		(Note 1)	62.5	_	1,000	ns	XT osc mode - PIC17C42-16
			40	_	1,000	ns	- PIC17C42-25
			500	_	—	ns	LF osc mode
2	Тсү	Instruction Cycle Time (Note 1)	160	4/Fosc	DC	ns	
3	TosL,	Clock in (OSC1) High or Low Time	10 ‡	_	_	ns	EC oscillator
	TosH						
4	TosR,	Clock in (OSC1) Rise or Fall Time	—		5‡	ns	EC oscillator
	TosF						

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1 pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 17-3: CLKOUT AND I/O TIMING




TABLE 17-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
10	TosH2ckL	OSC1↑ to CLKOUT↓		15 ‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↑ to CLKOUT↑	—	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time	—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT [↑] to Port out valid	—	—	0.5TCY + 20‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT [↑]	0.25TCY + 25 ‡	—	—	ns	Note 1
16	TckH2iol	Port in hold after CLKOUT	0 ‡	—	—	ns	Note 1
17	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out valid	—	—	100 ‡	ns	
20	TioR	Port output rise time	—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	—	10 ‡	35 ‡	ns	
22	TinHL	INT pin high or low time	25 *	_	—	ns	
23	TrbHL	RB7:RB0 change INT high or low time	25 *	—	—	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where OSC2 output = 4 x Tosc = Tcy.




FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 17-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100 *	_		ns	
31	Twdt	Watchdog Timer Time-out Period (Prescale = 1)	5 *	12	25 *	ms	
32	Tost	Oscillation Start-up Timer Period		1024 Tosc §		ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period	40 *	96	200 *	ms	
35	TmcL2adI	MCLR to System Interface bus (AD15:AD0) invalid	_	—	100 *	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

§ This specification ensured by design.

FIGURE 17-5: TIMER0 CLOCK TIMINGS




TABLE 17-5: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Svm	Characteristic		Min	Typt	Мах	Unite	Conditions
NO.	Oyin	Onaracteristic			וקני	Max	onnes	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20 §	_	_	ns	
			With Prescaler	10*	—	—	ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5Tcy + 20 §	—	—	ns	
			With Prescaler	10*	—	—	ns	
42	Tt0P	T0CKI Period	•	<u>Tcy + 40</u> §	—	—	ns	N = prescale value
				N				(1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS




TABLE 17-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter				Тур			
No.	Sym	Characteristic	Min	†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5 TCY + 20 §		_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5 TCY + 20 §			ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> § N			ns	N = prescale value (1, 2, 4, 8)
48	TckE2tmrI	Delay from selected External Clock Edge to Timer increment	2Tosc §		6 Tosc §	_	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-7: CAPTURE TIMINGS




TABLE 17-7: CAPTURE REQUIREMENTS

Parameter	_						
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	—	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2 Tcy</u> § N	—	_	ns	N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-8: PWM TIMINGS




TABLE 17-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time	—	10 *	35 *§	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 17-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 17-9: SERIAL PORT SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	_		65	ns	
121	TckRF	Clock out rise time and fall time (Master Mode)	_	10	35	ns	
122	TdtRF	Data out rise time and fall time		10	35	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 17-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 17-10: SERIAL PORT SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	—		ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 42 R42 42A 43 R43 44




FIGURE 17-11: MEMORY INTERFACE WRITE TIMING

TABLE 17-11: MEMORY INTERFACE WRITE REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30			ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR}\downarrow$ (data setup time)	0.25Tcy - 40	—	—	ns	
153	TwrH2adl	WR↑ to data out invalid (data hold time)	_	0.25Tcy §	_	ns	
154	TwrL	WR pulse width	—	0.25Tcy §		ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification is guaranteed by design.

FIGURE 17-12: MEMORY INTERFACE READ TIMING



Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 30		_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	5*		_	ns	
160	TadZ2oeL	AD<15:0> high impedance to $\overline{OE}\downarrow$	0*	_	—	ns	
161	ToeH2adD	OE↑ to AD<15:0> driven	0.25Tcy - 15	_	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	_	_	ns	
163	ToeH2adI	OE [↑] to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	_	0.25Tcy §	—	ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑ (cycle time)	—	TCY §	—	ns	
167	Tacc	Address access time	—	_	0.75 Tcy-40	ns	
168	Тое	Output enable access time (OE low to Data Valid)	-	_	0.5 TCY - 60	ns	

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification guaranteed by design.

18.0 PIC17C42 DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested or guaranteed. In some graphs or tables the data presented are outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

TABLE 18-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Nama		Typical Capa	acitance (pF)	
Pin Name	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP
All pins, except MCLR, VDD, and Vss	10	10	10	10
MCLR pin	20	20	20	20

FIGURE 18-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 18-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD



Applicable Devices 42 R42 42A 43 R43 44





FIGURE 18-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 18-2: RC OSCILLATOR FREQUENCIES

Cext	Rext		rage 5V, 25°C	
22 pF	10k	3.33 MHz	± 12%	
	100k	353 kHz	± 13%	
100 pF	3.3k	3.54 MHz	± 10%	
	5.1k	2.43 MHz	± 14%	
	10k	1.30 MHz	± 17%	
	100k	129 kHz	± 10%	
300 pF	3.3k	1.54 MHz	± 14%	
	5.1k	980 kHz	± 12%	
	10k	564 kHz	± 16%	
	160k	35 kHz	± 18%	

Applicable Devices 42 R42 42A 43 R43 44










FIGURE 18-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




Applicable Devices 42 R42 42A 43 R43 44





Applicable Devices 42 R42 42A 43 R43 44

FIGURE 18-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C







FIGURE 18-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED

Applicable Devices 42 R42 42A 43 R43 44






FIGURE 18-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

FIGURE 18-13: WDT TIMER TIME-OUT PERIOD vs. VDD






FIGURE 18-14: IOH vs. VOH, VDD = 3V



Applicable Devices 42 R42 42A 43 R43 44






FIGURE 18-16: IOL vs. VOL, VDD = 3V







FIGURE 18-17: IOL vs. VOL, VDD = 5V








Applicable Devices 42 R42 42A 43 R43 44









NOTES:

Applicable Devices 42 R42 42A 43 R43 44

19.0 PIC17CR42/42A/43/R43/44 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Ambient temperature under bias	
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.6V to +14V
Voltage on RA2 and RA3 with respect to Vss	0.6V to +14V
Voltage on all other pins with respect to Vss	0.6V to VDD + 0.6V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin(s) - total	250 mA
Maximum current into VDD pin(s) - total	200 mA
Input clamp current, Iк (VI < 0 or VI > VDD)	
Output clamp current, IOK (V0 < 0 or V0 > VDD)	±20 mA
Maximum output current sunk by any I/O pin (except RA2 and RA3)	35 mA
Maximum output current sunk by RA2 or RA3 pins	60 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA and PORTB (combined)	150 mA
Maximum current sourced by PORTA and PORTB (combined)	100 mA
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-V	'OH) x IOH} + Σ (VOL x IOL)

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 19-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS
AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC17LCR42-08 PIC17LC42A-08 PIC17LC43-08 PIC17LCR43-08 PIC17LCR43-08 PIC17LC44-08	PIC17CR42-16 PIC17C42A-16 PIC17C43-16 PIC17CR43-16 PIC17CR43-16	PIC17CR42-25 PIC17C42A-25 PIC17C43-25 PIC17CR43-25 PIC17CR43-25	PIC17CR42-33 PIC17C42A-33 PIC17C43-33 PIC17CR43-33 PIC17CR43-33	JW Devices (Ceramic Windowed Devices)
RC	VDD: 2.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V
	IDD: 6 mA max.	IDD: 6 mA max.	IDD: 6 mA max.	IDD: 6 mA max.	IDD: 6 mA max.
	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 µA max.at 5.5V
	WDT disabled	WDT disabled	WDT disabled	WDT disabled	WDT disabled
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
ХТ	VDD: 2.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V
	IDD: 12 mA max.	IDD: 24 mA max.	IDD: 38 mA max.	IDD: 38 mA max.	IDD: 38 mA max.
	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 μA max. at 5.5V	IPD: 5 µA max. at 5.5V
	WDT disabled	WDT disabled	WDT disabled	WDT disabled	WDT disabled
	Freq: 8 MHz max.	Freq: 16 MHz max.	Freq: 25 MHz max.	Freq: 33 MHz max.	Freq: 33 MHz max.
С Ш	VDD: 2.5V to 6.0V IDD: 12 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 8 MHz max.	VDD: 4.5V to 6.0V IDD: 24 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 16 MHz Max	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 25 MHz max.	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 33 MHz max.	VDD: 4.5V to 6.0V IDD: 38 mA max. IPD: 5 μA max. at 5.5V WDT disabled Freq: 33 MHz max.
ц	VDD: 2.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 2.5V to 6.0V
	IDD: 150 μA max. at 32 kHz	IDD: 95 μA typ. at 32 kHz	IDD: 95 μA typ. at 32 kHz	IDD: 95 μA typ. at 32 kHz	IDD: 95 μA typ. at 32 kHz
	IPD: 5 μA max. at 5.5V	IPD: < 1 μA typ. at 5.5V	IPD: < 1 μA typ. at 5.5V	IPD: < 1 μA typ. at 5.5V	IPD: 5 μA max. at 5.5V
	WDT disabled	WDT disabled	WDT disabled	WDT disabled	WDT disabled
	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.
The sł select	The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.	or selections which are tested a specifications required.	for functionality, but not for M	IN/MAX specifications. It is re	commended that the user

19.1 DC CHARACTERISTICS:

PIC17CR42/42A/43/R43/44-16 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-25 (Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) DC CHARACTERISTICS Operating temperature									
DC CHARACT				-40°C	\leq TA \leq +85°C for industrial and				
						0°C	\leq TA \leq +70°C for commercial		
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
D001	Vdd	Supply Voltage	4.5	-	6.0	V			
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	-	—	V	Device in SLEEP mode		
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	-	V	See section on Power-on Reset for details		
D004	Svdd	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	_	mV/ms	See section on Power-on Reset for details		
D010	IDD	Supply Current	_	3	6	mA	Fosc = 4 MHz (Note 4)		
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz		
D012			-	11	24 *	mA	Fosc = 16 MHz		
D013			-	19	38	mA	Fosc = 25 MHz		
D015			-	25	50	mA	Fosc = 33 MHz		
D014			-	95	150	μA	Fosc = 32 kHz,		
							WDT enabled (EC osc configuration)		
D020	IPD	Power-down	-	10	40	μA	VDD = 5.5V, WDT enabled		
D021		Current (Note 3)		< 1	5	μA	VDD = 5.5V, WDT disabled		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or VSS, T0CKI = VDD, MCLR = VDD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \bullet R)$. For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VbD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

19.2 DC CHARACTERISTICS:

PIC17LC42A/43/LC44 (Commercial, Industrial) PIC17LCR42/43 (Commercial, Industrial)

DC CHARA	CTERIS	STICS	Standard Operating	-	-		as (unless otherwise stated) \leq TA \leq +85°C for industrial and \leq TA \leq +70°C for commercial
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	2.5	_	6.0	V	
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	_	_	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	-	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure internal Power-on Reset signal	0.060 *	_	_	mV/ms	See section on Power-on Reset for details
D010	IDD	Supply Current	-	3	6	mA	Fosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12 *	mA	Fosc = 8 MHz
D014			-	95	150	μA	Fosc = 32 kHz,
							WDT disabled (EC osc configuration)
D020	IPD	Power-down	-	10	40	μA	VDD = 5.5V, WDT enabled
D021		Current (Note 3)	-	< 1	5	μΑ	VDD = 5.5V, WDT disabled

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VbD or Vss, T0CKI = VbD, MCLR = VbD; WDT enabled/disabled as specified.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as: $VDD / (2 \cdot R)$. For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL $\cdot VDD$) $\cdot f$

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

19.3 DC CHARACTERISTICS:

PIC17CR42/42A/43/R43/44-16(Commercial, Industrial) PIC17CR42/42A/43/R43/44-25(Commercial, Industrial) PIC17CR42/42A/43/R43/44-33 (Commercial, Industrial) PIC17LCR42/42A/43/R43/44-08(Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated) Operating temperature

DC CHARACTERISTICS

Svm

Parameter No. -40°C \leq TA \leq +85°C for industrial and 0°C \leq TA \leq +70°C for commercial

	Operating v	oltage Vi	DD range a	s desc	ribed in Section 19.1
Characteristic	Min	Тур†	Max	Units	Conditions
.ow Voltage					

INO.	Sym	Characteristic		турт	IVIAX	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					
D030		with TTL buffer	Vss	-	0.8	V	$4.5V \le VDD \le 5.5V$
			Vss	-	0.2Vdd	V	$2.5V \le VDD \le 4.5V$
D031		with Schmitt Trigger buffer	Vss	-	0.2Vdd	V	
D032		MCLR, OSC1 (in EC and RC	Vss	_	0.2Vdd	V	Note1
		mode)					
D033		OSC1 (in XT, and LF mode)	-	0.5Vdd	-	V	
		Input High Voltage					
	VIH	I/O ports					
D040		with TTL buffer	2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$
			1 + 0.2VDD	-	Vdd	V	$2.5V \le VDD \le 4.5V$
D041		with Schmitt Trigger buffer	0.8Vdd	-	Vdd	V	
D042		MCLR	0.8Vdd	-	Vdd	V	Note1
D043		OSC1 (XT, and LF mode)	-	0.5Vdd	-	V	
D050	VHYS	Hysteresis of	0.15Vdd *	-	-	V	
		Schmitt Trigger inputs					
		Input Leakage Current					
		(Notes 2, 3)					
D060	lı∟	I/O ports (except RA2, RA3)	-	-	±1	μA	$Vss \le VPIN \le VDD$,
							I/O Pin at hi-impedance PORTB weak pull-ups disabled
Deed							
D061		MCLR	-	-	±2	μA	VPIN = Vss or VPIN = VDD
D062		RA2, RA3			±2	μΑ	$Vss \leq VRA2$, $VRA3 \leq 12V$
D063		OSC1, TEST (EC, RC modes)	-	-	±1	μΑ	$Vss \le VPIN \le VDD$
D063B		OSC1, TEST (XT, LF modes)	-	-	VPIN	μA	$R_F \ge 1 M\Omega$, see Figure 14.2
D064		MCLR	-	-	10	μA	VMCLR = VPP = 12V
							(when not programming)
D070	IPURB	PORTB weak pull-up current	60	200	400	μA	VPIN = VSS, $\overline{RBPU} = 0$
+ -							$4.5V \le VDD \le 6.0V$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Applicable Devices 42 R42 42A 43 R43 44

		Standard Operating Conditions (unless otherwise stated)							
DC CHARA	Operating temperatureDC CHARACTERISTICS $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and								
		$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial							
			Operating v	ng voltage VDD range as described in Section 19.1					
Parameter	1								
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Output Low Voltage							
D080	VOL	I/O ports (except RA2 and RA3)					IOL = VDD/1.250 mA		
			_	-	0.1Vdd	V	$4.5V \le VDD \le 6.0V$		
			_	-	0.1VDD *	V	VDD = 2.5V		
D081		with TTL buffer	_	_	0.4	V	IOL = 6 mA, VDD = 4.5V Note 6		
D082		RA2 and RA3	_	_	3.0	V	IOL = 60.0 mA, VDD = 6.0V		
D083		OSC2/CLKOUT	_	_	0.4	V	IOL = 1 mA, VDD = 4.5V		
D084		(RC and EC osc modes)	_	_	0.1VDD *	V	IOL = VDD/5 mA		
							(PIC17LC43/LC44 only)		
		Output High Voltage (Note 3)							
D090	Vон	I/O ports (except RA2 and RA3)					ЮН = -VDD/2.500 mA		
			0.9Vdd	-	-	V	$4.5V \le VDD \le 6.0V$		
			0.9Vdd *	-	-	V	VDD = 2.5V		
D091		with TTL buffer	2.4	_	_	V	IOH = -6.0 mA, VDD=4.5V Note 6		
D092		RA2 and RA3	_	_	12	V	Pulled-up to externally applied voltage		
D093		OSC2/CLKOUT	2.4	-	-	V	ЮН = -5 mA, VDD = 4.5V		
D094		(RC and EC osc modes)	0.9Vdd *	_	-	V	IOH = -VDD/5 mA (PIC17LC43/LC44 only)		
		Capacitive Loading Specs							
		on Output Pins							
D100	Cosc2	OSC2/CLKOUT pin	-	_	25	pF	In EC or RC osc modes when OSC2 pin is outputting CLKOUT. external clock is used to drive OSC1.		
D101	Сю	All I/O pins and OSC2 (in RC mode)	_	_	50	pF			
D102	CAD	System Interface Bus (PORTC, PORTD and PORTE)	_	_	50	pF	In Microprocessor or Extended Microcontroller mode		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

DC CHARA	CTERI	STICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +40^{\circ}C$ Operating voltage VDD range as described in Section 19.1						
Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Internal Program Memory Programming Specs (Note 4)							
D110	VPP	Voltage on MCLR/VPP pin	12.5	-	13.5	V	Note 5		
D111	Vddp	Supply voltage during programming	4.75	5.0	5.25	V			
D112	IPP	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mA			
D113	IDDP	Supply current during programming	-	-	30 ‡	mA			
D114	TPROG	Programming pulse width	10	100	1000	μs	Terminated via internal/externa interrupt or a reset		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as coming out of the pin.

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS30139).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

Note: When using the Table Write for internal programming, the device temperature must be less than 40°C.

Applicable Devices 42 R42 42A 43 R43 44


19.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2	ppS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			· · · · · · · · · · · · · · · · · · ·
F	Frequency	Т	Time
Lowerc	case symbols (pp) and their meanings:		
рр			
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
сс	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	tO	TOCKI
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	OE	wr	WR
os	OSC1		
Upperc	case symbols and their meanings:	·	
S			
D	Driven	L	Low
E	Edge	P	Period
F	Fall	R	Rise
н	High	V	Valid
1	Invalid (Hi-impedance)	Z	Hi-impedance

FIGURE 19-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



Applicable Devices 42 R42 42A 43 R43 44

19.5 <u>Timing Diagrams and Specifications</u>

FIGURE 19-2: EXTERNAL CLOCK TIMING




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC		8	MHz	EC osc mode - 08 devices (8 MHz devices)
		(Note 1)	DC	—	16	MHz	- 16 devices (16 MHz devices)
		(DC	_	25	MHz	- 25 devices (25 MHz devices)
			DC	—	33	MHz	- 33 devices (33 MHz devices)
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	1	_	8	MHz	XT osc mode - 08 devices (8 MHz devices)
			1	—	16	MHz	- 16 devices (16 MHz devices)
			1	—	25	MHz	- 25 devices (25 MHz devices)
			1	—	33	MHz	- 33 devices (33 MHz devices)
			DC	—	2	MHz	LF osc mode
1	Tosc	External CLKIN Period	125	_	_	ns	EC osc mode - 08 devices (8 MHz devices)
		(Note 1)	62.5	_	—	ns	- 16 devices (16 MHz devices)
			40	—	—	ns	- 25 devices (25 MHz devices)
			30.3	—	—	ns	- 33 devices (33 MHz devices)
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	125	—	1,000	ns	XT osc mode - 08 devices (8 MHz devices)
			62.5	—	1,000	ns	- 16 devices (16 MHz devices)
			40	—	1,000	ns	- 25 devices (25 MHz devices)
			30.3	—	1,000	ns	- 33 devices (33 MHz devices)
			500	—	—	ns	LF osc mode
2	Тсү	Instruction Cycle Time (Note 1)	121.2	4/Fosc	DC	ns	
3	TosL,	Clock in (OSC1)	10 ±	_		ns	EC oscillator
-	TosH	high or low time					
4	TosR,	Clock in (OSC1)	_	_	5‡	ns	EC oscillator
	TosF	rise or fall time					

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 42 R42 42A 43 R43 44




FIGURE 19-3: CLKOUT AND I/O TIMING

TABLE 19-3:	CLKOUT AND I/O TIMING REQUIREMENTS


Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10	TosH2ckL	OSC1↓ to CLKOUT	·	—	15 ‡	30 ‡	ns	Note 1
11	TosH2ckH	OSC1↓ to CLKOUT	\uparrow	—	15‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time		—	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time		—	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port out valid			—	0.5TCY + 20 ‡	ns	Note 1
			PIC17LCR42/42A/43/ R43/44	—	_	0.5TCY + 50 ‡	ns	Note 1
15	TioV2ckH	Port in valid before CLKOUT↑	PIC17CR42/42A/43/ R43/44	0.25Tcy + 25 ‡		—	ns	Note 1
			PIC17LCR42/42A/43/ R43/44	0.25Tcy + 50 ‡	_		ns	Note 1
16	TckH2iol	Port in hold after CL	KOUT	0 ‡	—	—	ns	Note 1
17	TosH2ioV	OSC1↓ (Q1 cycle) t	o Port out valid	—	—	100 ‡	ns	
18	TosH2iol	OSC1↓ (Q2 cycle) t (I/O in hold time)	o Port input invalid	0‡	_		ns	
19	TioV2osH	Port input valid to O (I/O in setup time)	SC1↓	30 ‡	_		ns	
20	TioR	Port output rise time		—	10 ‡	35 ‡	ns	
21	TioF	Port output fall time	Port output fall time			35 ‡	ns	
22	TinHL	INT pin high or low	25 *	—	—	ns		
23	TrbHL	RB7:RB0 change IN	NT high or low time	25 *	_	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.






TABLE 19-4:RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP
TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
30	TmcL	MCLR Pulse Width (low)	100 *	_	_	ns	VDD = 5V	
31	Twdt	Watchdog Timer Time-ou (Prescale = 1)	5 *	12	25 *	ms	VDD = 5V	
32	Tost	Oscillation Start-up Time	r Period	_	1024Tosc§	_	ms	Tosc = OSC1 period
33	Tpwrt	Power-up Timer Period		40 *	96	200 *	ms	VDD = 5V
35	TmcL2adl	MCLR to System Inter- face bus (AD15:AD0>)	PIC17CR42/42A/ 43/R43/44	—	_	100 *	ns	
		nvalid PIC17LCR42/ 42A/43/R43/44		—	—	120 *	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

‡ These parameters are for design guidance only and are not tested, nor characterized.

FIGURE 19-5: TIMER0 CLOCK TIMINGS




TABLE 19-5: TIMER0 CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20 §	-	_	ns	
			With Prescaler	10*	-		ns	
41	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20 §	—	_	ns	
			With Prescaler	10*	—	_	ns	
42	Tt0P	T0CKI Period		Greater of: 20 ns or <u>Tcy + 40 §</u> N	_			N = prescale value (1, 2, 4,, 256)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK TIMINGS




TABLE 19-6: TIMER1, TIMER2, AND TIMER3 CLOCK REQUIREMENTS

Parameter				Тур			
No.	Sym	Characteristic	Min	†	Max	Units	Conditions
45	Tt123H	TCLK12 and TCLK3 high time	0.5Tcy + 20 §		—	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5Tcy + 20 §		—	ns	
47	Tt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> § N		_		N = prescale value $(1, 2, 4, 8)$
48	TckE2tmrl	Delay from selected External Clock Edge to Timer increment	2Tosc §		6Tosc §		

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-7: CAPTURE TIMINGS




TABLE 19-7: CAPTURE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
50	TccL	Capture1 and Capture2 input low time	10 *	—	_	ns	
51	TccH	Capture1 and Capture2 input high time	10 *	—	_	ns	
52	TccP	Capture1 and Capture2 input period	<u>2Tcy</u> § N	—	_	ns	N = prescale value (4 or 16)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

FIGURE 19-8: PWM TIMINGS




TABLE 19-8: PWM REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
53	TccR	PWM1 and PWM2 output rise time		10 *	35 *§	ns	
54	TccF	PWM1 and PWM2 output fall time		10 *	35 *§	ns	
* The		motors are observatorized but not tooted					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-9: USART MODULE: SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 19-9: SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param								
No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions	
120	TckH2dtV	SYNC XMIT (MASTER &						
		<u>SLAVE)</u>	PIC17CR42/42A/43/R43/44	—	—	50	ns	
		Clock high to data out valid	PIC17LCR42/42A/43/R43/44	—	—	75	ns	
121	TckRF	Clock out rise time and fall time	PIC17CR42/42A/43/R43/44	_	—	25	ns	
		(Master Mode)	PIC17LCR42/42A/43/R43/44	_	—	40	ns	
122	TdtRF	Data out rise time and fall time	PIC17CR42/42A/43/R43/44	—	—	25	ns	
			PIC17LCR42/42A/43/R43/44	—	—	40	ns	
†	Data in "T	yp" column is at 5V, 25°C unless	otherwise stated. These parameters	are for	design	guidan	ce only	and are not

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-10: USART MODULE: SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 19-10: SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data hold before CK↓ (DT hold time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15	_	—	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 19-11: MEMORY INTERFACE WRITE REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to ALE↓ (address setup time)	0.25Tcy - 10		_	ns	
151	TalL2adI	ALE↓ to address out invalid (address hold time)	0	_	_	ns	
152	TadV2wrL	Data out valid to $\overline{WR} \downarrow$ (data setup time)	0.25Tcy - 40	—	_	ns	
153	TwrH2adl	WR↑ to data out invalid (data hold time)	_	0.25Tcy §		ns	
154	TwrL	WR pulse width	—	0.25Tcy §	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.




TABLE 19-12: MEMORY INTERFACE READ REQUIREMENTS (NOT SUPPORTED IN PIC17LC4X DEVICES)

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
150	TadV2alL	AD15:AD0 (address) valid to ALE↓ (address setup time)	0.25Tcy - 10	_	_	ns	
151	TalL2adl	ALE↓ to address out invalid (address hold time)	5*	_	_	ns	
160	TadZ2oeL	AD15:AD0 hi-impedance to $\overline{OE}\downarrow$	0*	—	_	ns	
161	ToeH2adD	OE↑ to AD15:AD0 driven	0.25Tcy - 15	_	_	ns	
162	TadV2oeH	Data in valid before OE↑ (data setup time)	35	_	_	ns	
163	ToeH2adI	OE to data in invalid (data hold time)	0	_	_	ns	
164	TalH	ALE pulse width	—	0.25Tcy §		ns	
165	ToeL	OE pulse width	0.5Tcy - 35 §	_	_	ns	
166	TalH2alH	ALE↑ to ALE↑(cycle time)	—	TCY §	_	ns	
167	Tacc	Address access time	—	_	0.75Tcy - 30	ns	
168	Тое	Output enable access time (OE low to Data Valid)	_	_	0.5Tcy - 45	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

*

NOTES:

20.0 PIC17CR42/42A/43/R43/44 DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

TABLE 20-1: PIN CAPACITANCE PER PACKAGE TYPE

Din Nama	Typical Capacitance (pF)					
Pin Name	40-pin DIP	44-pin PLCC	44-pin MQFP	44-pin TQFP		
All pins, except MCLR, VDD, and VSS	10	10	10	10		
MCLR pin	20	20	20	20		

FIGURE 20-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD





FIGURE 20-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD







FIGURE 20-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD

TABLE 20-2: RC OSCILLATOR FREQUENCIES

Cext	Rext		rage 5V, 25°C
22 pF	10k	3.33 MHz	± 12%
	100k	353 kHz	± 13%
100 pF	3.3k	3.54 MHz	± 10%
	5.1k	2.43 MHz	± 14%
	10k	1.30 MHz	± 17%
	100k	129 kHz	± 10%
300 pF	3.3k	1.54 MHz	± 14%
	5.1k	980 kHz	± 12%
	10k	564 kHz	± 16%
	160k	35 kHz	± 18%










FIGURE 20-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD




Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-8: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK 125°C TO -40°C)



Applicable Devices 42 R42 42A 43 R43 44

FIGURE 20-9: TYPICAL IPD vs. VDD WATCHDOG DISABLED 25°C







FIGURE 20-10: MAXIMUM IPD vs. VDD WATCHDOG DISABLED

Applicable Devices 42 R42 42A 43 R43 44






FIGURE 20-12: MAXIMUM IPD vs. VDD WATCHDOG ENABLED

FIGURE 20-13: WDT TIMER TIME-OUT PERIOD vs. VDD





FIGURE 20-14: IOH vs. VOH, VDD = 3V



Applicable Devices 42 R42 42A 43 R43 44




FIGURE 20-16: IOL vs. VOL, VDD = 3V




FIGURE 20-17: IOL vs. VOL, VDD = 5V






FIGURE 20-18: VTH (INPUT THRESHOLD VOLTAGE) OF I/O PINS (TTL) VS. VDD




Applicable Devices 42 R42 42A 43 R43 44










NOTES:

21.0 PACKAGING INFORMATION


21.1 40-Lead Ceramic CERDIP Dual In-line, and CERDIP Dual In-line with Window (600 mil)



	Package Group: Ceramic CERDIP Dual In-Line (CDP)						
		Millimeters					
Symbol	Min	Max	Notes	Min	Мах	Notes	
α	0°	10°		0 °	10°		
А	4.318	5.715		0.170	0.225		
A1	0.381	1.778		0.015	0.070		
A2	3.810	4.699		0.150	0.185		
A3	3.810	4.445		0.150	0.175		
В	0.355	0.585		0.014	0.023		
B1	1.270	1.651	Typical	0.050	0.065	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	51.435	52.705		2.025	2.075		
D1	48.260	48.260	Reference	1.900	1.900	Reference	
E	15.240	15.875		0.600	0.625		
E1	12.954	15.240		0.510	0.600		
e1	2.540	2.540	Reference	0.100	0.100	Reference	
eA	14.986	16.002	Typical	0.590	0.630	Typical	
eB	15.240	18.034		0.600	0.710		
L	3.175	3.810		0.125	0.150		
N	40	40		40	40		
S	1.016	2.286		0.040	0.090		
S1	0.381	1.778		0.015	0.070		


© 1996 Microchip Technology Inc.

21.2 <u>40-Lead Plastic Dual In-line (600 mil)</u>




	Package Group: Plastic Dual In-Line (PLA)						
		Millimeters					
Symbol	Min	Мах	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
А	_	5.080		_	0.200		
A1	0.381	_		0.015	-		
A2	3.175	4.064		0.125	0.160		
В	0.355	0.559		0.014	0.022		
B1	1.270	1.778	Typical	0.050	0.070	Typical	
С	0.203	0.381	Typical	0.008	0.015	Typical	
D	51.181	52.197		2.015	2.055		
D1	48.260	48.260	Reference	1.900	1.900	Reference	
E	15.240	15.875		0.600	0.625		
E1	13.462	13.970		0.530	0.550		
e1	2.489	2.591	Typical	0.098	0.102	Typical	
eA	15.240	15.240	Reference	0.600	0.600	Reference	
eB	15.240	17.272		0.600	0.680		
L	2.921	3.683		0.115	0.145		
N	40	40		40	40		
S	1.270	_		0.050	-		
S1	0.508	_		0.020	-		

21.3 44-Lead Plastic Leaded Chip Carrier (Square)




	Package Group: Plastic Leaded Chip Carrier (PLCC)						
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
А	4.191	4.572		0.165	0.180		
A1	2.413	2.921		0.095	0.115		
D	17.399	17.653		0.685	0.695		
D1	16.510	16.663		0.650	0.656		
D2	15.494	16.002		0.610	0.630		
D3	12.700	12.700	Reference	0.500	0.500	Reference	
E	17.399	17.653		0.685	0.695		
E1	16.510	16.663		0.650	0.656		
E2	15.494	16.002		0.610	0.630		
E3	12.700	12.700	Reference	0.500	0.500	Reference	
Ν	44	44		44	44		
CP	-	0.102		_	0.004		
LT	0.203	0.381		0.008	0.015		





	Package Group: Plastic MQFP							
		Millimeters		Inches				
Symbol	Min	Max	Notes	Min	Мах	Notes		
α	0°	7 °		0°	7 °			
А	2.000	2.350		0.078	0.093			
A1	0.050	0.250		0.002	0.010			
A2	1.950	2.100		0.768	0.083			
b	0.300	0.450	Typical	0.011	0.018	Typical		
С	0.150	0.180		0.006	0.007			
D	12.950	13.450		0.510	0.530			
D1	9.900	10.100		0.390	0.398			
D3	8.000	8.000	Reference	0.315	0.315	Reference		
E	12.950	13.450		0.510	0.530			
E1	9.900	10.100		0.390	0.398			
E3	8.000	8.000	Reference	0.315	0.315	Reference		
е	0.800	0.800		0.031	0.032			
L	0.730	1.030		0.028	0.041			
Ν	44	44		44	44			
CP	0.102	-		0.004	_			



21 5	44-Lead Plastic Surface Mount (TOFP 10v10 mm Body	1 0/0 10 mm Lead Form)
21.5	44-Leau Flastic Sullace Moulli		1.0/0.10 mm Leau Form)

Package Group: Plastic TQFP							
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
A	1.00	1.20		0.039	0.047		
A1	0.05	0.15		0.002	0.006		
A2	0.95	1.05		0.037	0.041		
D	11.75	12.25		0.463	0.482		
D1	9.90	10.10		0.390	0.398		
E	11.75	12.25		0.463	0.482		
E1	9.90	10.10		0.390	0.398		
L	0.45	0.75		0.018	0.030		
е	0.80	BSC		0.031	BSC		
b	0.30	0.45		0.012	0.018		
b1	0.30	0.40		0.012	0.016		
С	0.09	0.20		0.004	0.008		
c1	0.09	0.16		0.004	0.006		
Ν	44	44		44	44		
Θ	0°	7 °		0°	7 °		

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.

3: This outline conforms to JEDEC MS-026.

21.6 **Package Marking Information** 40-Lead PDIP/CERDIP Example PIC17C43-25I/P L006 AABBCDE 9441CCA MICROCHIP MICROCHIP \bigcirc 40 Lead CERDIP Windowed Example XXXXXXXXXXXX PIC17C44 XXXXXXXXXXXX /JW XXXXXXXXXXXX L184 AABBCDE 9444CCT 44-Lead PLCC Example \mathcal{M} \mathcal{M} MICROCHIP MICROCHIP PIC17C42 XXXXXXXXXX O _16I/L ○ _{XXXXXXXXX} XXXXXXXXXX L013 AABBCDE 9445CCN 44-Lead MQFP Example \mathcal{M} \mathbf{w} XXXXXXXXXX PIC17C44 -25/PT XXXXXXXXXX XXXXXXXXXXX L247 AABBCDE 9450CAT \cap \cap 44-Lead TQFP Example \$ \mathcal{Q} PIC17C44 XXXXXXXXXXX -25/TQ XXXXXXXXXX XXXXXXXXXXX L247 AABBCDE 9450CAT \cap \cap Legend: MM...M Microchip part number information XX...X Customer specific information* AA Year code (last 2 digits of calendar year) BΒ Week code (week of January 1 is week '01') С Facility code of the plant at which wafer is manufactured C = Chandler, Arizona, U.S.A., S = Tempe, Arizona, U.S.A. D Mask revision number Е Assembly code of the plant or country of origin in which part was assembled Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information. Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond

code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

APPENDIX A: MODIFICATIONS

The following is the list of modifications over the PIC16CXX microcontroller family:

- Instruction word length is increased to 16-bit. This allows larger page sizes both in program memory (8 Kwords verses 2 Kwords) and register file (256 bytes versus 128 bytes).
- 2. Four modes of operation: microcontroller, protected microcontroller, extended microcontroller, and microprocessor.
- 22 new instructions. The MOVF, TRIS and OPTION instructions have been removed.
- 4. 4 new instructions for transferring data between data memory and program memory. This can be used to "self program" the EPROM program memory.
- Single cycle data memory to data memory transfers possible (MOVPF and MOVFP instructions). These instructions do not affect the Working register (WREG).
- 6. W register (WREG) is now directly addressable.
- 7. A PC high latch register (PCLATH) is extended to 8-bits. The PCLATCH register is now both readable and writable.
- 8. Data memory paging is redefined slightly.
- 9. DDR registers replaces function of TRIS registers.
- 10. Multiple Interrupt vectors added. This can decrease the latency for servicing the interrupt.
- 11. Stack size is increased to 16 deep.
- 12. BSR register for data memory paging.
- 13. Wake up from SLEEP operates slightly differently.
- 14. The Oscillator Start-Up Timer (OST) and Power-Up Timer (PWRT) operate in parallel and not in series.
- 15. PORTB interrupt on change feature works on all eight port pins.
- 16. TMR0 is 16-bit plus 8-bit prescaler.
- 17. Second indirect addressing register added (FSR1 and FSR2). Configuration bits can select the FSR registers to auto-increment, auto-decrement, remain unchanged after an indirect address.
- 18. Hardware multiplier added (8 x 8 \rightarrow 16-bit) (PIC17C43 and PIC17C44 only).
- 19. Peripheral modules operate slightly differently.
- 20. Oscillator modes slightly redefined.
- 21. Control/Status bits and registers have been placed in different registers and the control bit for globally enabling interrupts has inverse polarity.
- 22. Addition of a test mode pin.
- 23. In-circuit serial programming is not implemented.

APPENDIX B: COMPATIBILITY

To convert code written for PIC16CXX to PIC17CXX, the user should take the following steps:

- 1. Remove any TRIS and OPTION instructions, and implement the equivalent code.
- 2. Separate the interrupt service routine into its four vectors.
- 3. Replace:

4.

MOVF	REG1,	W
with:		
MOVFP	REG1,	WREG
Replace:		
MOVF	REG1,	W
MOVWF	REG2	
with:		
MOVPF	REG1,	REG2 ; Addr(REG1)<20h
or		
MOVFP	REG1,	REG2 ; Addr(REG2)<20h

Note: If REG1 and REG2 are both at addresses greater then 20h, two instructions are required. MOVFP REG1, WREG ; MOVPF WREG, REG2 ;

- 5. Ensure that all bit names and register names are updated to new data memory map location.
- 6. Verify data memory banking.
- 7. Verify mode of operation for indirect addressing.
- 8. Verify peripheral routines for compatibility.
- 9. Weak pull-ups are enabled on reset.

To convert code from the PIC17C42 to all the other PIC17C4X devices, the user should take the following steps.

- 1. If the hardware multiply is to be used, ensure that any variables at address 18h and 19h are moved to another address.
- 2. Ensure that the upper nibble of the BSR was not written with a non-zero value. This may cause unexpected operation since the RAM bank is no longer 0.
- 3. The disabling of global interrupts has been enhanced so there is no additional testing of the GLINTD bit after a BSF CPUSTA, GLINTD instruction.

^{© 1996} Microchip Technology Inc.

APPENDIX C: WHAT'S NEW

The structure of the document has been made consistent with other data sheets. This ensures that important topics are covered across all PIC16/17 families. Here is an overview of new features.

Added the following devices:

PIC17CR42

PIC17C42A

PIC17CR43

A 33 MHz option is now available.

APPENDIX D: WHAT'S CHANGED

To make software more portable across the different PIC16/17 families, the name of several registers and control bits have been changed. This allows control bits that have the same function, to have the same name (regardless of processor family). Care must still be taken, since they may not be at the same special function register address. The following shows the register and bit names that have been changed:

Instruction DECFSNZ corrected to DCFSNZ

Instruction INCFSNZ corrected to INFSNZ

Bit names have been changed to allow the S/W to be more portable across the different PIC16/17 families and enhance code readability.

Old Name	New Name
TX8/9	TX9
RC8/9	RX9
RCD8	RX9D
TXD8	TX9D

Enhanced discussion on PWM to include equation for determining bits of PWM resolution.

Section 13.2.2 and 13.3.2 have had the description of updating the FERR and RX9 bits enhanced.

The location of configuration bit PM2 was changed (Figure 6-1 and Figure 14-1).

					Clock	Memory		Peripherals	erals Features
				(3.4 HV) 407	Tous (3)				
		·	1.01	He BOOM	Solowy BOID	(S.).		\checkmark	Stores (Star
			SUSNE		OUSIN ER	(s)empo		Solues	
	N. S. M.	4muis	NOV	The AND	A N 100 I N N N N N N N N N N N N N N N N N N		\mathcal{V}	N N N	SERVER LAGUIN A SERION
PIC16C54	20	512		25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C54A	20	512	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54 ⁽²⁾	20		512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54A	20		512	25	TMR0	12	2.0-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR54B ⁽¹⁾	20		512	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C55	20	512	Ι	24	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C56	20	1K	Ι	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR56 ⁽¹⁾	20		1K	25	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16C57	20	2K	Ι	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57A ⁽²⁾	20		2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16CR57B	20		2K	72	TMR0	20	2.5-6.25	33	28-pin DIP, SOIC, SSOP
PIC16C58A	20	2K	Ι	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58A	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
PIC16CR58B ⁽¹⁾	20		2K	73	TMR0	12	2.5-6.25	33	18-pin DIP, SOIC; 20-pin SSOP
		:			(· · · · · · · · · · · · · · · · · · ·

APPENDIX E: PIC16/17 MICROCONTROLLERS


TABLE E-1: **PIC16C5X FAMILY OF DEVICES**

All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. Please contact your local sales office for availability of these devices. Not recommended for new designs.

÷; ;; Note

· 107 1 1 ~ 1 1 • . 1 **N T** 1

TABLE E-2: **PIC16C62X FAMILY OF DEVICES**



All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7.

					2	Memory	bry			Peripherals	erals			Features
				Sile to B	LOULDIN URBOLD	$ \setminus \mathbf{N}$	September 200	1 Mag	1100 July	The second		\mathbf{N}	(\$10)	Cullet Barrier
		L'ÉLEN LES	ELAND CAS	10	Tal Isung	19/100,	Contraction of the second of t	SHO PA	to to alle		340 841	es the particle of the particl	5,110,15 5,110,15	Safet See See See See See See See See See S
PIC16C61	20	Ϋ́		36					е	13	3.0-6.0	Yes		18-pin DIP, SOIC
PIC16C62	20	2K	I	128	TMR0, TMR1, TMR2	~	SPI/I ² C	I	~	22	3.0-6.0	Yes	I	28-pin SDIP, SOIC, SSOP
PIC16C62A ⁽¹⁾	20	2K	I	128	TMR0, TMR1, TMR2	~	SPI/I ² C	I	2	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16CR62 ⁽¹⁾	20	I	2K	128	TMR0, TMR1, TMR2	~	SPI/I ² C	I	~	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C63 ⁽¹⁾	20	4 4	Ι	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	I	10	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C64	20	2K	Ι	128	TMR0, TMR1, TMR2	~	SPI/I ² C	Yes	œ	33	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C64A ⁽¹⁾	20	2K	Ι	128	TMR0, TMR1, TMR2	-	SPI/I ² C	Yes	8	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
PIC16CR64 ⁽¹⁾	20	Ι	2K	128	TMR0, TMR1, TMR2	~	SPI/I ² C	Yes	œ	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65	20	4 4	Ι	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	1	33	3.0-6.0	Yes	I	40-pin DIP; 44-pin PLCC, MQFP
PIC16C65A ⁽¹⁾	20	4K	Ι	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	11	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
Ali PI	C16/17	family	/ devic	es hav	e Power-on Res	et, s(electable	Watch	dog Ti	imer, s	electable c	rode pr	otect,	All PIC16/17 family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect, and high I/O current capability

TABLE E-3: PIC16C6X FAMILY OF DEVICES

5 All PIC16CXX family devices have rower-on reset, sereutable viaturity arreviate to All PIC16CXX family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices. Note 1:

				Clock		Memory			Peri	Peripherals	s S	┢		Features
			Ň	Lougan Lielos	TO			C Martin	E LAND		Crannels			6.11.11.11.10.10
	C. M.		Tous the second	Sentidow retring to the sentimeter of the sentim	- allo, V	A DA	A LOLIE	Tele alle	to all of		ATT POF & PO CES (CONTRACTION OF CONTRACTION OF CON	SUR SUL		Solution Colorado Series Colorado Series Colorado Series Colorado Series
PIC16C70 ⁽¹⁾	20	512	36	TMRO			1	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C71	20	ź	36	TMR0	1	1	1	4	4	13	3.0-6.0	Yes	I	18-pin DIP, SOIC
PIC16C71A ⁽¹⁾	20	, ¥	68	TMRO		1	1	4	4	13	3.0-6.0	Yes	Yes	18-pin DIP, SOIC; 20-pin SSOP
PIC16C72 ⁽¹⁾	20	2K	128	TMR0, TMR1, TMR2	-	SPI/I ² C	1	5	ω	22	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC, SSOP
PIC16C73	20	4 4	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	1	2	1	52	3.0-6.0	Yes		28-pin SDIP, SOIC
PIC16C73A ⁽¹⁾	20	44 A	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART		ъ	7	8	3.0-6.0	Yes	Yes	28-pin SDIP, SOIC
PIC16C74	20	4 X	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	ω	12	33	3.0-6.0	Yes		40-pin DIP; 44-pin PLCC, MQFP
PIC16C74A ⁽¹⁾	20	4K	192	TMR0, TMR1, TMR2	2	SPI/I ² C, USART	Yes	8	12	33	3.0-6.0	Yes	Yes	40-pin DIP; 44-pin PLCC, MQFP, TQFP
All PIC16/		⁷ Fami	ly devic	ces have Power-	ų	Reset, sel	ectable	∋ Watcl	L gobh	Limer,	selectable	code p	orotect	17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current


PIC16C7X FAMILY OF DEVICES TABLE E-4:


PIC17C4X

ת ת

capability. All PIC16CXX Family devices use serial programming with clock pin RB6 and data pin RB7. Please contact your local sales office for availability of these devices.

Note 1:





÷ Note

TABLE E-6:	PIC17CXX FAMILY OF DEVICES
------------	----------------------------

				Clock		Memory	Å	Peripherals	rals			Features
				LOULD LOUR SC	The Co			\bigcirc		\mathbb{N}	$\backslash \backslash$	
			So Tolen Do	Serrow eeconomic services	1ºno	50	COS (STROC	(I) III M	Stories (1) Storie		Supp.	See Notes Notes See See See See See See See See See S
	Y.	ALL AND	ode:	I BUILT	9		(T)	-441 440,		$\prime \sim$	171 20	Cotoeo agu
PIC17C42	25	2K	232	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	4.5-5.5	55	40-pin DIP, 44-pin PLCC, 44-pin QFP
PIC17CR42	33	2K	232	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	2.5-6.0	58	40-pin DIP, 44-pin PLCC, 44-pin QFP
PIC17C42A	33	2K	232	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	2.5-6.0	58	40-pin DIP, 44-pin PLCC, 44-pin QFP
PIC17C43*	33	4K	454	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	2.5-6.0	58	40-pin DIP, 44-pin PLCC, 44-pin QFP
PIC17CR43	33	4 K	454	TMR0,TMR1, TMR2,TMR3	2	2 Yes	Yes	11	33	2.5-6.0	58	40-pin DIP, 44-pin PLCC, 44-pin QFP
PIC17C44	33	8K	454	TMR0,TMR1, TMR2,TMR3	5	2 Yes	Yes	11	33	2.5-6.0	58	40-pin DIP, 44-pin PLCC, 44-pin QFP
* Plea	ase con	Itact yo	our loca	Please contact your local sales office for availability of these devices.	ava	ilability of t	hese de	vices.	i i	_		Please contact your local sales office for availability of these devices.

All PIC16/17 Family devices have Power-On Reset, selectable Watchdog Timer, selectable code protect and high I/O current Note 1:

capability. The PIC17C4X devices can also operate in microprocessor and external microcontroller modes. PORTB has software-configurable weak pull-ups. <u>ю</u> і

E.1 <u>Pin Compatibility</u>

Devices that have the same package type and the same VDD, VSS, and MCLR oscillator pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (e.g. PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE E-7: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC16C54, PIC16C54A, PIC16CR54, PIC16CR54A, PIC16CR54B, PIC16C56, PIC16CR56, PIC16C58A, PIC16CR58A, PIC16CR58B, PIC16C61, PIC16C620, PIC16C621, PIC16C622, PIC16C70, PIC16C71, PIC16C71A PIC16C83, PIC16CR83, PIC16C84, PIC16C84A, PIC16CR84	18 pin (20 pin)
PIC16C55, PIC16CR55, PIC16C57, PIC16CR57A, PIC16CR57B	28 pin
PIC16C62, PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73, PIC16C73A	28 pin
PIC16C64, PIC16CR64, PIC16C64A, PIC16C65, PIC16C65A, PIC16C74, PIC16C74A	40 pin
PIC17C42, PIC17CR42, PIC17C42A, PIC17C43, PIC17C43, PIC17CR43, PIC17C44	40 pin

APPENDIX F: ERRATA FOR PIC17C42 SILICON

The PIC17C42 devices that you have received have the following anomalies. At present there is no intention for future revisions to the present PIC17C42 silicon. If these cause issues for the application, it is recommended that you select the PIC17C42A device.

Note: New designs should use the PIC17C42A.

 When the Oscillator Start-Up Timer (OST) is enabled (in LF or XT oscillator modes), any interrupt that wakes the processor may cause a WDT reset. This occurs when the WDT is greater than or equal to 50% time-out period when the SLEEP instruction is executed. This will not occur in either the EC or RC oscillator modes.

Work-arounds

- Always ensure that the CLRWDT instruction is executed before the WDT increments past 50% of the WDT period. This will keep the "false" WDT reset from occurring.
- b) When using the WDT as a normal timer (WDT disabled), ensure that the WDT is less than or equal to 50% time-out period when the SLEEP instruction is executed. This can be done by monitoring the TO bit for changing state from set to clear. Example 1 shows putting the PIC17C42 to sleep.

EXAMPLE F-1: PIC17C42 TO SLEEP

BTFSS	CPUSTA,	TO	;	TO = 0?
CLRWDT			;	YES, WDT = 0
BTFSC	CPUSTA,	то	;	WDT rollover?
GOTO	LOOP		;	NO, Wait
SLEEP			;	YES, goto Sleep
	CLRWDT BTFSC GOTO	CLRWDT BTFSC CPUSTA, GOTO LOOP	CLRWDT BTFSC CPUSTA, TO GOTO LOOP	BTFSC CPUSTA, TO ; GOTO LOOP ;

2. When the clock source of Timer1 or Timer2 is selected to external clock, the overflow interrupt flag will be set twice, once when the timer equals the period, and again when the timer value is reset to 0h. If the latency to clear TMRxIF is greater than the time to the next clock pulse, no problems will be noticed. If the latency is less than the time to the next timer clock pulse, the interrupt will be serviced twice.

Work-arounds

- a) Ensure that the timer has rolled over to 0h before clearing the flag bit.
- b) Clear the timer in software. Clearing the timer in software causes the period to be one count less than expected.

Design considerations

The device must not be operated outside of the specified voltage range. An external reset circuit must be used to ensure the device is in reset when a brown-out occurs or the VDD rise time is too long. Failure to ensure that the device is in reset when device voltage is out of specification may cause the device to lock-up and ignore the $\overline{\text{MCLR}}$ pin.

INDEX

Α

ADDLW ADDWF ADDWFC	
ALU	9
ALU STATUS Register (ALUSTA)	
ALUSTA	34, 36, 108
ALUSTA Register	
ANDLW	
ANDWF	
Application Notes	
AN552	55
Assembler	
Asynchronous Master Transmission	
Asynchronous Transmitter	

В

Bank Select Register (BSR)	42
Banking	42
Baud Rate Formula	86
Baud Rate Generator (BRG)	
Baud Rates	
Asynchronous Mode	
Synchronous Mode	
BCF	114
Bit Manipulation	108
Block Diagrams	
On-chip Reset Circuit	15
PIC17C42	10
PORTD	60
PORTE	
PWM	
RA0 and RA1	
RA2 and RA3	
RA4 and RA5	
RB3:RB2 Port Pins	
RB7:RB4 and RB1:RB0 Port Pins	55
RC7:RC0 Port Pins	58
Timer3 with One Capture and One Period	
Register	78
TMR1 and TMR2 in 16-bit Timer/Counter	
Mode	74
TMR1 and TMR2 in Two 8-bit Timer/Counter	
Mode	
TMR3 with Two Capture Registers	
WDT	
BORROW	-
BRG	
Brown-out Protection	-
BSF	
BSR	
BSR Operation	
BTFSC	
BTFSS	-
BTG	116

С

C	ô
C Compiler (MP-C)	

CA1/PR3	
CA1ED0	
CA1ED1	71
CA1IE	23
CA1IF	24
CA10VF	72
CA2ED0	71
CA2ED1	71
CA2H	
CA2IE	,
CA2IF	
CA2L	, -
CA2OVF	
Calculating Baud Rate Error	
CALL	20 117
Capacitor Selection Ceramic Resonators	101
Crystal Oscillator	
Capture	
Capture Sequence to Read Example	78
Capture1	
Mode	
Overflow	72
Capture2	
Mode	71
Overflow	72
Carry (C)	9
Ceramic Resonators	100
Circular Buffer	
Clearing the Prescaler	
Clock/Instruction Cycle (Figure)	
Clocking Scheme/Instruction Cycle (Section)	14
CLRF	
CLRWDT	
Code Protection	00 106
COMF	
Configuration Bits	400
Locations	
Oscillator	
Word	
CPFSEQ	
CPFSGT	
CPFSLT	
CPU STATUS Register (CPUSTA)	37
CPUSTA	34, 37, 105
CREN	
Crystal Operation, Overtone Crystals	101
Crystal or Ceramic Resonator Operation	
Crystal Oscillator	
CSRC	

D

Data Memory	
GPR	
Indirect Addressing	
Organization	32
SFR	
Transfer to Program Memory	43
DAW	120
DC	9, 36
DDRB	19, 34, 55
DDRC	
DDRD	19, 34, 60
DDRE	19, 34, 62

 $\ensuremath{\textcircled{}^{\odot}}$ 1996 Microchip Technology Inc.

DECF	
DECFSNZ	
DECFSZ	
Delay From External Clock Edge	68
Development Support	. 143
Development Tools	. 143
Device Drawings	
44-Lead Plastic Surface Mount (MQFP	
10x10 mm Body 1.6/0.15 mm	
Lead Form)	209
DIGIT BORROW	9
Digit Carry (DC)	
Duty Cycle	75
Dynamic Data Exchange (DDE)	

Ε

Electrical Characteristics

PIC17C42
Absolute Maximum Ratings147
Capture Timing159
CLKOUT and I/O Timing
DC Characteristics149
External Clock Timing
Memory Interface Read Timing
Memory Interface Write Timing
PWM Timing
RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up
Timer
Timer0 Clock Timings
•
Timer1, Timer2 and Timer3 Clock
Timing
USART Module, Synchronous
Receive
USART Module, Synchronous Transm
ission160
PIC17C43/44
Absolute Maximum Ratings175
Capture Timing188
CLKOUT and I/O Timing 185
DC Characteristics177
External Clock Timing184
Memory Interface Read Timing 191
Memory Interface Write Timing
Parameter Measurement Information
RESET, Watchdog Timer, Oscillator
Start-up Timer and Power-up
Timer Timing186
Timer0 Clock Timing
Timer1, Timer2 and Timer3 Clock
Timing187
Timing Parameter Symbology
USART Module Synchronous Receive
Timing
USART Module Synchronous
Transmission Timing
EPROM Memory Access Time Order Suffix
Extended Microcontroller
Extended Microcontroller Mode
External Memory Interface
External Program Memory Waveforms

F

Family of Devices	6
PIC16C5X	213
PIC16C62X	
PIC16C6X	215
PIC16C7X	
PIC16C8X	217
PIC17CXX	218
FERR	84, 91
FOSC0	
FOSC1	
FS0	
FS1	
FS2	
FS3	
FSR0	34, 40
FSR1	
Fuzzy Logic Dev. System (fuzzyTECH®-MP)	143, 145

G

General Format for Instructions		108
General Purpose RAM		
General Purpose RAM Bank		
General Purpose Register (GPR)		32
GLINTD	7, 78,	105
GOTO		
GPR (General Purpose Register)		32
Graphs		
IOH vs. VOH, VDD = 3V	170,	200
IOH vs. VOH, VDD = 5V		
IOL vs. VOL, VDD = 3V	171,	201
IOL vs. VOL, VDD = 5V	172,	202
Maximum IDD vs. Frequency (External		
Clock 125°C to -40°C)	167,	197
Maximum IPD vs. VDD Watchdog		
Disabled	168,	198
Maximum IPD vs. VDD Watchdog		
Enabled	169.	199
RC Oscillator Frequency vs. VDD	,	
(Cext = 100 pF)	164.	194
RC Oscillator Frequency vs. VDD		
(Cext = 22 pF)	164,	194
RC Oscillator Frequency vs. VDD	,	
(Cext = 300 pF)	165.	195
Transconductance of LF Oscillator vs.	,	
VDD	166.	196
Transconductance of XT Oscillator vs.	,	
VDD	166.	196
Typical IDD vs. Frequency (External	,	
Clock 25°C)	167.	197
Typical IPD vs. VDD Watchdog Disabled	,	
25°C	168.	198
Typical IPD vs. VDD Watchdog Enabled	,	
25°C	169.	199
Typical RC Oscillator vs. Temperature		
Vтн (Input Threshold Voltage) of I/O	,	
Pins vs. VDD	172.	202
Vтн (Input Threshold Voltage) of OSC1	,	
Input (In XT, HS, and LP Modes)		
vs. VDD	173	203
VTH, VIL of MCLR, T0CKI and OSC1	,	
(In RC Mode) vs. VDD	173	203
WDT Timer Time-Out Period vs. VDD		
	,	

Н

Hardware Multiplier	

I

I/O Ports
Bi-directional64
I/O Ports53
Programming Considerations64
Read-Modify-Write Instructions64
Successive Operations64
INCF
INCFSNZ
INCFSZ
INDF0
INDF1
Indirect Addressing
Indirect Addressing
Operation
Registers
Initialization Conditions For Special Function Registers
Initializing PORTB
Initializing PORTC
Initializing PORTD
Initializing PORTE
Instruction Flow/Pipelining
Instruction Set
ADDLW
ADDWF
ADDWFC
ANDLW
ANDWF
BCF
BSF115
BTFSC115
BTFSS
BTG116
CALL
CLRF 117
CLRWDT 118
COMF118
CPFSEQ
CPFSGT 119
CPFSLT
DAW
DECF
DECFSNZ
GOTO
INCF
INCESZ
IORLW
IORWF
LCALL
MOVFP
MOVLB
MOVLR
MOVLW
MOVPF
MOVWF
MULLW
MULWF 129
NEGW

NOP	10	0
RETFIE		-
RETLW	-	
RETURN	13	2
RLCF	13	2
RLNCF	13	3
RRCF	13	3
RRNCF	13	4
SETF	13	4
SLEEP	-	
SUBLW		
SUBWF	-	-
SUBWFB	-	-
SUBWITE		
TABLRD		
TLRD	-	-
TLWT	14	0
TSTFSZ	14	0
XORLW	14	1
XORWF	14	1
Instruction Set Summary	10	7
INT Pin		
INTE		
INTEDG		
Interrupt on Change Feature		
Interrupt Status Register (INTSTA)	Z	2
Interrupts		_
Context Saving	2	1
Flag bits		
TMR1IE	2	1
TMR1IF	2	1
TMR2IE	2	1
TMR2IF	2	1
TMR3IE	2	1
TMR3IF	2	1
Interrupts		
Logic		
Operation		
Peripheral Interrupt Enable		
Peripheral Interrupt Enable		
PWM		-
Status Register		
Table Write Interaction		
Timing	2	6
Vectors		
Peripheral Interrupt	2	6
RA0/INT Interrupt	2	6
T0CKI Interrupt	2	6
TMR0 Interrupt		
Vectors/Priorities		
Wake-up from SLEEP		
INTF		
INTE		
INTSTA Register		
IORLW		
IORWF	12	5

L

LCALL	12	5
Long Writes	4	5

Μ

Memory	
External Interface	
External Memory Waveforms	
Memory Map (Different Modes)	
Mode Memory Access	
Organization	
Program Memory	
Program Memory Map	
Microcontroller	
Microprocessor	
Minimizing Current Consumption	
MOVFP	
MOVLB	
MOVLR	
MOVLW	
MOVPF	
MOVWF	
MPASM Assembler	
MP-C C Compiler	
MPLAB [™] Integrated Development	
Environment (IDE)	
MPSIM Software Simulator	
MULLW	
Multiply Examples	
16 x 16 Routine	
16 x 16 Signed Routine	
8 x 8 Routine	
8 x 8 Signed Routine	
MULWF	

Ν

NEGW1	30
NOP1	30

0

100
100
165, 195
15, 99
15, 99
9

Ρ

Package Marking Information	210
Packaging Information	205
Parameter Measurement Information	154
PC (Program Counter)	41
PCH	41

PCL	. 34, 41, 108
PCLATH	
PD	
PEIE	
PEIF	
Peripheral Bank	
Peripheral Interrupt Enable	23
Peripheral Interrupt Request (PIR)	
PICDEM-1 Low-Cost PIC16/17 Demo Board	
PICDEM-2 Low-Cost PIC16CXX Demo Board	
PICMASTER System Configuration	
PICMASTER® RT In-Circuit Emulator	
PICMASTER™ RT In-Circuit Emulator	
PICSTART® Low-Cost Development System	143
PICSTART™ Low-Cost Development System	
PIE	1 02 06 09
Pin Compatible Devices	
PIR 19, 3	
PM0	99, 106
PM1	99, 106
POP	
POR	
PORTA	
PORTB	
PORTC	19, 34, 58
PORTD	19, 34, 60
PORTE	
Power-down Mode	
Power-on Reset (POR)	
Power-up Timer (PWRT)	15, 99
PR1	20, 35
PR2	
PR3/CA1H	
PR3/CA1L	
PR3H/CA1H	
PR3L/CA1L	
Prescaler Assignments	
PRO MATE™ Universal Programmer	143, 144
PRODH	20
PRODL	
Program Counter (PC)	
Program Memory	
External Access Waveforms	31
External Connection Diagram	31
Мар	29
Modes	
Extended Microcontroller	20
Microcontroller	
Microprocessor	29
Protected Microcontroller	29
Operation	29
Organization	
Transfers from Data Memory	
Protected Microcontroller	
PS0	38, 67
PS1	38, 67
PS2	,
PS3	,
	, -
PUSH	,
PW1DCH	
PW1DCL	20.25
PW2DCH	
	,
PW2DCL	20, 35
PW2DCL	20, 35 20, 35
PWM	20, 35 20, 35 71, 75
	20, 35 20, 35 71, 75 76

Frequency vs. Resolution	76
Interrupts	76
Max Resolution/Frequency for External	
Clock Input	77
Output	75
Periods	76
PWM1	72
PWM10N	
PWM2	72
PWM2ON	
PWRT	15, 99

R

RA1/T0CKI pin	67
RBIE	23
RBIF	24
RBPU	
RC Oscillator	
RC Oscillator Frequencies16	5, 195
RCIE	-
RCIF	
RCREG 19, 34, 91, 92,	
RCSTA 19, 34, 92,	,
Reading 16-bit Value	
Receive Status and Control Register	
Register File Map	33
Registers	
ALUSTA	
BRG	
BSR	
CPUSTA	-
File Map	
FSR0	
FSR1	40
INDF0	40
INDF1	40
INTSTA	22
PIE	23
PIR	24
RCSTA	84
Special Function Table	
TOSTA	
TCON1	71
TCON2	72
TMR1	81
TMR2	81
TMR3	81
TXSTA	83
WREG	27
Reset	
Section	
Status Bits and Their Significance	16
Time-Out in Various Situations	16
Time-Out Sequence	16
RETFIE	131
RETLW	131
RETURN	132
RLCF	132
RLNCF	133
RRCF	133
RRNCF	
RX Pin Sampling Scheme	
RX9	
RX9D	
-	

S

Sampling	01
Saving STATUS and WREG in RAM	
SETF	
SER	-
-	••••••
SFR (Special Function Registers)	
SFR As Source/Destination	
Signed Math	
SLEEP	
SPBRG	, , , ,
Special Features of the CPU	
Special Function Registers	
SPEN	
SREN	
Stack	
Operation	
Pointer	
Stack	-
STKAL	
STKAV	-
SUBLW	
SUBWF	136
SUBWFB	
SWAPF	137
SYNC	83
Synchronous Master Mode	
Synchronous Master Reception	95
Synchronous Master Transmission	93
Synchronous Slave Mode	97

Т

T0CKI Pin	26
TOCKIE	22
TOCKIF	22
TOCS	
T0IE	22
T0IF	22
TOSE	
TOSTA	
T16	71
Table Latch	40
Table Pointer	40
Table Read	
Example	48
Section	43
Table Reads Section	48
TABLRD Operation	44
Timing	48
TLRD	48
TLRD Operation	44
Table Write	
Code	46
Interaction	45
Section	43
TABLWT Operation	43
Terminating Long Writes	45
Timing	46
TLWT Operation	43
To External Memory	46
To Internal Memory	45
TABLRD	44, 137, 138
TABLWT	43, 138, 139
TBLATH	40

TBLATL	
TBLPTRH	34, 40
TBLPTRL	34, 40
TCLK12	71
TCLK3	
TCON1	20, 35
TCON2	
Terminating Long Writes	45
Time-Out Sequence	16
Timer Resources	65
Timer0	67
Timer1	
16-bit Mode	74
Clock Source Select	71
On bit	72
Section	71, 73
Timer2	
16-bit Mode	74
Clock Source Select	71
On bit	72
Section	71,73
Timer3	,
Clock Source Select	71
On bit	
Section	
Timing Diagrams	
Asynchronous Master Transmission	90
Asynchronous Reception	
Back to Back Asynchronous Master	
Transmission	90
Interrupt (INT, TMR0 Pins)	
PIC17C42 Capture	
PIC17C42 CLKOUT and I/O	
PIC17C42 Memory Interface Read	
PIC17C42 Memory Interface Write	
PIC17C42 PWM Timing	
PIC17C42 RESET, Watchdog Timer, Oscillato	
Start-up Timer and Power-up Timer	
PIC17C42 Timer0 Clock	
PIC17C42 Timer0 Clock PIC17C42 Timer1, Timer2 and Timer3	
Clock	150
PIC17C42 USART Module, Synchronous Receive	100
PIC17C42 USART Module, Synchronous	400
Transmission	
PIC17C43/44 Capture Timing PIC17C43/44 CLKOUT and I/O	
PIC17C43/44 CLKOUT and I/O PIC17C43/44 External Clock	
PIC17C43/44 Memory Interface Read	
PIC17C43/44 Memory Interface Write	
PIC17C43/44 PWM Timing	
PIC17C43/44 RESET, Watchdog Timer,	
Oscillator Start-up Timer and	
Power-up Timer	
PIC17C43/44 Timer0 Clock	
PIC17C43/44 Timer1, Timer2 and Timer3	107
PIC17C43/44 USART Module Synchronous	
Receive	189
PIC17C43/44 USART Module Synchronous	
Transmission	
Synchronous Reception	
Synchronous Transmission	
Table Read	
Table Write	
TMR0	68, 69

TMR0 Read/Write in Timer Mode 70
TMR1, TMR2, and TMR3 in External Clock
Mode 80
TMR1, TMR2, and TMR3 in Timer Mode 81
Wake-Up from SLEEP 105
Timing Diagrams and Specifications
Timing Parameter Symbology
TLRD
TLWT
TMR0 16-bit Read69
16-bit Write
Clock Timing
Module
Operation
Overview
Prescaler Assignments
Read/Write Considerations
Read/Write in Timer Mode70
Timing
TMR0 STATUS/Control Register (T0STA)
TMR0H
TMR0L
TMR1
8-bit Mode73
External Clock Input73
Overview
Timer Mode 81
Timing in External Clock Mode
Two 8-bit Timer/Counter Mode
Using with PWM75
TMR1CS
TMR1IE
TMR1IF
TMR TON
8-bit Mode
External Clock Input
In Timer Mode
Timing in External Clock Mode
Two 8-bit Timer/Counter Mode
Using with PWM75
TMR2CS
TMR2IE
TMR2IF
TMR2ON
TMR3
Dual Capture1 Register Mode79
Example, Reading From80
Example, Writing To 80
External Clock Input80
In Timer Mode
One Capture and One Period Register Mode
Overview
Reading/Writing
Timing in External Clock Mode
TMR3CS
I MR3H
TMR3IE
TMR3IF
TMR3E
TO
Transmit Status and Control Register
TRMT
TSTFSZ

Turning on 16-bit Timer	
ТХ9	
TX9d	
TXEN	
TXIE	
TXIF	
TXREG	19, 34, 89, 93, 97, 98
TXSTA	

U

Upward Compatibility	5
USART	
Asynchronous Master Transmission	
Asynchronous Mode	89
Asynchronous Receive	91
Asynchronous Transmitter	89
Baud Rate Generator	
Synchronous Master Mode	
Synchronous Master Reception	
Synchronous Master Transmission	
Synchronous Slave Mode	
Synchronous Slave Transmit	

W

Wake-up from SLEEP Wake-up from SLEEP Through Interrupt	
Watchdog Timer	
WDT	
Clearing the WDT	103
Normal Timer	103
Period	103
Programming Considerations	103
WDTPS0	
WDTPS1	
WREG	

Χ

XORLW	1
XORWF	1

Ζ

Z
Zero (Z)9

LIST OF EXAMPLES

Example 3-1:	Signed Math	9
Example 3-2:	Instruction Pipeline Flow	
Example 5-1:	Saving STATUS and WREG in RAM	27
Example 6-1:	Indirect Addressing	
Example 7-1:	Table Write	
Example 7-2:	Table Read	
Example 8-1:	8 x 8 Multiply Routine	
Example 8-2:	8 x 8 Signed Multiply Routine	
Example 8-3:	16 x 16 Multiply Routine	
Example 8-4:	16 x 16 Signed Multiply Routine	51
Example 9-1:	Initializing PORTB	
Example 9-2:	Initializing PORTC	
Example 9-3:	Initializing PORTD	
Example 9-4:	Initializing PORTE	
Example 9-5:	Read Modify Write Instructions on an	
	I/O Port	64
Example 11-1:	16-Bit Read	69
Example 11-2:	16-Bit Write	69
Example 12-1:	Sequence to Read Capture Registers.	78
	Writing to TMR3	
Example 12-3:	Reading from TMR3	80
	Calculating Baud Rate Error	
Example F-1:	PIC17C42 to Sleep	221
•	-	

LIST OF FIGURES

Figure 3-1:	PIC17C42 Block Diagram10
Figure 3-2:	PIC17CR42/42A/43/R43/44 Block
-	Diagram11
Figure 3-3:	Clock/Instruction Cycle14
Figure 4-1:	Simplified Block Diagram of On-chip
F : 4.0	Reset Circuit
Figure 4-2:	Time-Out Sequence on Power-Up (MCLR Tied to VDD)17
Figure 4-3:	Time-Out Sequence on Power-Up
riguie 4 0.	(MCLR NOT Tied to VDD)17
Figure 4-4:	Slow Rise Time (MCLR Tied to VDD)17
Figure 4-5:	Oscillator Start-Up Time
Figure 4-6:	Using On-Chip POR18
Figure 4-7:	Brown-out Protection Circuit 118
Figure 4-8:	PIC17C42 External Power-On Reset
	Circuit (For Slow VDD Power-Up)18
Figure 4-9:	Brown-out Protection Circuit 218
Figure 5-1:	Interrupt Logic21
Figure 5-2:	INTSTA Register (Address: 07h,
	Unbanked)22
Figure 5-3:	PIE Register (Address: 17h, Bank 1)23
Figure 5-4:	PIR Register (Address: 16h, Bank 1)24
Figure 5-5:	INT Pin / T0CKI Pin Interrupt Timing26
Figure 6-1:	Program Memory Map and Stack29
Figure 6-2:	Memory Map in Different Modes
Figure 6-3:	External Program Memory Access
F : 0.4	Waveforms
Figure 6-4:	Typical External Program Memory
	Connection Diagram
Figure 6-5:	PIC17C42 Register File Map33
Figure 6-6:	PIC17CR42/42A/43/R43/44 Register File Map33
Figure 6-7:	ALUSTA Register (Address: 04h,
rigule 0-7.	Unbanked)
Figure 6-8:	CPUSTA Register (Address: 06h,
0	Unbanked)
Figure 6-9:	T0STA Register (Address: 05h,
	Unbanked)
Figure 6-10:	Indirect Addressing
Figure 6-11:	Program Counter Operation41

Figure 6-12:	Program Counter using The CALL and	
	GOTO Instructions	
Figure 6-13:	BSR Operation (PIC17C43/R43/44)	
Figure 7-1:	TLWT Instruction Operation	
Figure 7-2:	TABLWT Instruction Operation	
Figure 7-3:	TLRD Instruction Operation	44
Figure 7-4:	TABLRD Instruction Operation	44
Figure 7-5:	TABLWT Write Timing (External	
gane i ei	Memory)	46
Figure 7-6:	Consecutive TABLWT Write Timing	40
rigule 7-0.		47
	(External Memory)	
Figure 7-7:	TABLRD Timing	48
Figure 7-8:	TABLRD Timing (Consecutive TABLRD	
	Instructions)	
Figure 9-1:	RA0 and RA1 Block Diagram	53
Figure 9-2:	RA2 and RA3 Block Diagram	54
Figure 9-3:	RA4 and RA5 Block Diagram	
Figure 9-4:	Block Diagram of RB<7:4> and RB<1:0>	
riguio o 4.	Port Pins	55
	Block Diagram of RB3 and RB2 Port	55
Figure 9-5:		
	Pins	
Figure 9-6:	Block Diagram of RC<7:0> Port Pins	58
Figure 9-7:	PORTD Block Diagram (in I/O Port	
	Mode)	60
Figure 9-8:	PORTE Block Diagram (in I/O Port	
0	Mode)	. 62
Figure 9-9:	Successive I/O Operation	
Figure 11-1:	T0STA Register (Address: 05h,	04
Figure 11-1.		07
-	Unbanked)	
Figure 11-2:	Timer0 Module Block Diagram	68
Figure 11-3:	TMR0 Timing with External Clock	
	(Increment on Falling Edge)	68
Figure 11-4:	TMR0 Timing: Write High or Low	
-	Byte	69
Figure 11-5	TMR0 Read/Write in Timer Mode	70
Figure 11-5:	TMR0 Read/Write in Timer Mode	70
Figure 11-5: Figure 12-1:	TCON1 Register (Address: 16h,	
Figure 12-1:	TCON1 Register (Address: 16h, Bank 3)	
0	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h,	71
Figure 12-1: Figure 12-2:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3)	71
Figure 12-1:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit	71 72
Figure 12-1: Figure 12-2:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3)	71 72
Figure 12-1: Figure 12-2:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit	71 72
Figure 12-1: Figure 12-2: Figure 12-3:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit	71 72 73
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode	71 72 73 74
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram	71 72 73 74 75
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output	71 72 73 74 75
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One	71 72 73 74 75 75
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram	71 72 73 74 75 75
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers	71 72 73 74 75 75 78
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram	71 72 73 74 75 75 78
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers	71 72 73 74 75 75 78
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode	71 72 73 74 75 75 78 79
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode	71 72 73 74 75 75 78 79
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in	71 72 73 74 75 75 78 79 80
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode	71 72 73 74 75 75 78 79 80
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h,	71 72 73 75 75 78 78 80 81
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0)	71 72 73 75 75 78 78 80 81
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) RCSTA Register (Address: 13h,	71 72 73 74 75 75 75 79 80 81 83
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) RCSTA Register (Address: 13h, Bank 0)	71 72 73 74 75 75 78 79 80 81 83
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) RCSTA Register (Address: 13h,	71 72 73 74 75 75 78 79 80 81 83
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-3: Figure 13-4:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) USART Transmit USART Receive	71 72 73 74 75 75 75 78 79 80 81 83 84 85 85
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) USART Transmit	71 72 73 74 75 75 75 78 79 80 81 83 84 85 85
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-3: Figure 13-4:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) USART Transmit USART Receive Asynchronous Master Transmission	71 72 73 74 75 75 75 78 79 80 81 83 84 85 85
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-5:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) USART Transmit USART Receive Asynchronous Master Transmission Asynchronous Master Transmission	71 72 73 74 75 75 75 78 79 80 81 83 84 85 90
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) RCSTA Register (Address: 13h, Bank 0) USART Transmit. USART Receive Asynchronous Master Transmission (Back to Back)	71 72 73 74 75 75 78 79 80 81 83 83 84 90 90
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-7:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) RCSTA Register (Address: 13h, Bank 0) USART Transmit USART Transmit USART Receive Asynchronous Master Transmission (Back to Back) RX Pin Sampling Scheme	71 72 73 74 75 75 75 78 75 78 80 80 81 83 83 84 85 90 91
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) RCSTA Register (Address: 13h, Bank 0) USART Transmit USART Transmit USART Receive Asynchronous Master Transmission (Back to Back) RX Pin Sampling Scheme Asynchronous Reception	71 72 73 74 75 75 75 78 75 78 80 81 83 81 83 83 90 91 92
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-8: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8: Figure 13-9:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) RCSTA Register (Address: 13h, Bank 0) USART Transmit USART Receive Asynchronous Master Transmission (Back to Back) RX Pin Sampling Scheme Asynchronous Reception Synchronous Transmission	71 72 73 74 75 75 75 78 75 78 80 81 83 81 83 83 90 91 92
Figure 12-1: Figure 12-2: Figure 12-3: Figure 12-4: Figure 12-5: Figure 12-6: Figure 12-7: Figure 12-7: Figure 12-9: Figure 12-10: Figure 13-1: Figure 13-2: Figure 13-3: Figure 13-4: Figure 13-5: Figure 13-6: Figure 13-7: Figure 13-8:	TCON1 Register (Address: 16h, Bank 3) TCON2 Register (Address: 17h, Bank 3) Timer1 and Timer2 in Two 8-bit Timer/Counter Mode TMR1 and TMR2 in 16-bit Timer/Counter Mode Simplified PWM Block Diagram PWM Output Timer3 with One Capture and One Period Register Block Diagram Timer3 with One Capture and One Period Register Block Diagram Timer3 with Two Capture Registers Block Diagram TMR1, TMR2, and TMR3 Operation in External Clock Mode TMR1, TMR2, and TMR3 Operation in Timer Mode TXSTA Register (Address: 15h, Bank 0) RCSTA Register (Address: 13h, Bank 0) USART Transmit USART Transmit USART Receive Asynchronous Master Transmission (Back to Back) RX Pin Sampling Scheme Asynchronous Reception	71 72 73 74 75 75 78 79 80 81 83 81 83 83 90 91 92 94

Figure 14-1: Configuration Word 99 Figure 14-2: Crystal or Ceramic Resonator Operation 100 Figure 14-3: Crystal Operation, Overtone Crystals 101 Figure 14-4: External Clock Input Operation 101 Figure 14-5: External Clock Input Operation 102 Figure 14-6: External Parallel Resonant Crystal Oscillator Circuit 102 Figure 14-7: RC Oscillator Mode 102 Figure 14-8: Watchdog Timer Block Diagram 104 Figure 14-9: Wake-up From Sleep Through 105 Figure 15-1: General Format for Instructions 108 Figure 15-2: Q Cycle Activity 109 Figure 15-1: General Format for Instructions 108 Figure 17-1: Parameter Measurement 1nformation Information 154 154 Figure 17-3: CLKOUT and I/O Timing 155 Figure 17-4: Reset, Watchdog Timer, Oscillator 158 Figure 17-5: Timer0 Clock Timings 158 Figure 17-6: Timer1, Timer2, And Timer3 Clock 159 Figure 17-7: Captu	Figure 13-11:	Synchronous Reception (Master Mode, SREN) 95
Figure 14-3: Crystal Operation, Overtone Crystals (XT OSC Configuration) 101 Figure 14-4: External Clock Input Operation (EC OSC Configuration) 101 Figure 14-5: External Parallel Resonant Crystal Oscillator Circuit 102 Figure 14-6: External Series Resonant Crystal Oscillator Circuit 102 Figure 14-7: RC Oscillator Mode 102 Figure 14-8: Watchdog Timer Block Diagram 104 Figure 14-7: General Format for Instructions 108 Figure 15-2: Q Cycle Activity 109 Figure 16-1: PICMASTER System 109 Figure 17-2: CLKOUT and I/O Timing 155 Figure 17-3: CLKOUT and I/O Timing 156 Figure 17-4: Reset, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer Timing 157 Figure 17-5: TimerO Clock Timings 158 Figure 17-6: Timerl, Timer2, And Timer3 Clock Timings 159 Figure 17-7: Capture Timings 159 Figure 17-10: USART Module: Synchronous Receive (Master/Slave) Timing 160 Figure 18-1: Typical RC Oscillator Frequency vs. VDD 164 Figure 18-		Configuration Word
Figure 14-4: External Clock Input Operation (EC OSC Configuration)	Figure 14-3:	
(EC OSC Configuration)	Figure 14-4:	
Figure 14-6:External Series Resonant Crystal Oscillator Circuit102Figure 14-7:RC Oscillator Mode102Figure 14-8:Watchdog Timer Block Diagram104Figure 14-9:Wake-up From Sleep Through Interrupt105Figure 15-1:General Format for Instructions108Figure 15-2:Q Cycle Activity109Figure 16-1:PICMASTER System Configuration143Figure 17-2:External Clock Timing155Figure 17-3:CLKOUT and I/O Timing156Figure 17-4:Reset, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer Timings157Figure 17-5:Timer0 Clock Timings158Figure 17-6:Timer1, Timer2, And Timer3 Clock Timings159Figure 17-7:Capture Timings159Figure 17-8:PVM Timings159Figure 17-9:USART Module: Synchronous Transmission (Master/Slave) Timing160Figure 17-10:USART Module: Synchronous Receive (Master/Slave) Timing161Figure 18-1:Typical RC Oscillator Frequency vs. VD164Figure 18-2:Typical RC Oscillator Frequency vs. VD164Figure 18-3:Typical RC Oscillator Frequency vs. VD165Figure 18-4:Typical RC Oscillator Frequency vs. VD164Figure 18-5:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IPD vs. VDD Watchdog Disabled 25°C16	Figure 14-5:	(EC OSC Configuration) 101
Figure 14-7:RC Oscillator Mode102Figure 14-8:Watchodg Timer Block Diagram104Figure 14-9:Wake-up From Sleep Through105Figure 15-1:General Format for Instructions108Figure 15-2:Q Cycle Activity109Figure 16-1:PICMASTER SystemConfigurationConfiguration143Figure 17-2:External Clock Timing155Figure 17-3:CLKOUT and I/O Timing156Figure 17-4:Reset, Watchdog Timer, OscillatorStart-Up Timer and Power-Up Timer157Figure 17-5:Timer0 Clock Timings158Figure 17-6:Timer1, Timer2, And Timer3 ClockTimings159Figure 17-7:USART Module: SynchronousTransmission (Master/Slave) Timing160Figure 17-11:Memory Interface Read Timing161Figure 17-12:Memory Interface Read Timing162Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs.VDDVDD164Figure 18-3:Typical RC Oscillator Frequency vs.VDDVDD164Figure 18-6:Transconductance (gm) of XT163Figure 18-7:Typical RC Oscillator Frequency vs.VDDVDD164164Figure 18-7:Typical IRD vs. VDD166Figure 18-7:Typical RC Oscillator Frequency vs.VDDVDD164169Figure 18-7:Typical IRD vs. VDD166 <td>Figure 14-6:</td> <td>External Series Resonant Crystal</td>	Figure 14-6:	External Series Resonant Crystal
Figure 14-8:Watchog Timer Block Diagram104Figure 14-9:Wake-up From Sleep ThroughInterrupt105Figure 15-1:General Format for Instructions108Figure 15-2:Q Cycle Activity109Figure 16-1:PICMASTER System109Figure 17-2:External Clock Timing155Figure 17-3:CLKOUT and I/O Timing156Figure 17-4:Reset, Watchdog Timer, OscillatorStart-Up Timer and Power-Up TimerTimingTimer1, Timer2, And Timer3 ClockTimings159Figure 17-5:Timer1, Timer2, And Timer3 ClockTimings159Figure 17-6:Timer1, Timer2, And Timer3 ClockTimings160Figure 17-7:Capture Timings159159Figure 17-8:PVM Timings160160Figure 17-10:USART Module: Synchronous Transmission (Master/Slave) Timing160Figure 17-11:Memory Interface Read Timing161Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-6:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-7:Typical RC Oscillator Frequency vs. VDD167Figure 18-7:Typical RC Oscillator Frequency (External Clock 125°C to -40°C)167Figure 18-7:Typical RC Oscillator Frequency vs. VDD166Figure 18-7:Typical RC Oscillator Frequency vs. VDD <td>Figuro 14 7:</td> <td></td>	Figuro 14 7:	
Figure 14-9: Wake-up From Sleep Through Interrupt 105 Figure 15-1: General Format for Instructions 108 Figure 15-2: Q Cycle Activity 109 Figure 16-1: PICMASTER System Configuration 143 Figure 17-1: Parameter Measurement Information 154 Figure 17-2: External Clock Timing 155 Figure 17-3: CLKOUT and I/O Timing 156 Figure 17-4: Reset, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer Timing 157 Figure 17-5: Timer0 Clock Timings 158 Figure 17-6: Timer1, Timer2, And Timer3 Clock Timings 158 Figure 17-7: Capture Timings 159 Figure 17-8: PWM Timings 159 Figure 17-9: USART Module: Synchronous Transmission (Master/Slave) Timing 160 Figure 17-10: USART Module: Synchronous Receive (Master/Slave) Timing 161 Figure 17-11: Memory Interface Read Timing 162 Figure 18-1: Typical RC Oscillator Frequency vs. VDD VDD 164 Figure 18-3: Typical RC Oscillator Frequency vs. VDD 164 S	0	
Figure 15-1: General Format for Instructions 108 Figure 15-2: Q Cycle Activity 109 Figure 16-1: PICMASTER System Configuration 143 Figure 17-1: Parameter Measurement 154 Figure 17-2: External Clock Timing 155 Figure 17-3: CLKOUT and I/O Timing 156 Figure 17-4: Reset, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer Timing 157 Figure 17-6: Timer0 Clock Timings 158 Figure 17-7: Capture Timings 159 Figure 17-7: Capture Timings 159 Figure 17-7: Capture Timings 159 Figure 17-8: PWM Timings 159 Figure 17-8: PWM Timings 159 Figure 17-9: USART Module: Synchronous 160 Figure 17-10: USART Module: Synchronous Receive (Master/Slave) Timing 160 Figure 17-11: Memory Interface Read Timing 161 Figure 17-12: Memory Interface Read Timing 162 Figure 18-3: Typical RC Oscillator Frequency vs. VDD 164 163 Figure 18-4: Typical RC Osc		Wake-up From Sleep Through
Figure 15-2: Q Cycle Activity 109 Figure 16-1: PICMASTER System 143 Figure 17-1: Parameter Measurement 154 Figure 17-2: External Clock Timing 155 Figure 17-3: CLKOUT and I/O Timing 156 Figure 17-4: Reset, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer Timing 157 Figure 17-5: Timer0 Clock Timings 158 Figure 17-6: Timer0 Clock Timings 158 159 Figure 17-7: Capture Timings 159 Figure 17-7: Capture Timings 159 Figure 17-7: Capture Timings 160 Figure 17-7: USART Module: Synchronous Receive (Master/Slave) Timing 160 Figure 17-10: USART Module: Synchronous Receive (Master/Slave) Timing 161 Figure 17-11: Memory Interface Read Timing 162 163 Figure 18-1: Typical RC Oscillator Frequency vs. VDD 164 Figure 18-2: Typical RC Oscillator Frequency vs. VDD 164 Figure 18-4: Typical RC Oscillator Frequency vs. VDD 165<	Figure 15-1:	
Figure 16-1: PICMASTER System Configuration 143 Figure 17-1: Parameter Measurement Information 154 Figure 17-2: External Clock Timing Start-Up Timer and Power-Up Timer 155 Figure 17-3: CLKOUT and I/O Timing Start-Up Timer and Power-Up Timer 157 Figure 17-5: Timer0 Clock Timings 158 Figure 17-6: Timer1, Timer2, And Timer3 Clock 159 Figure 17-7: Capture Timings 159 Figure 17-8: PWM Timings 159 Figure 17-9: USART Module: Synchronous 160 Figure 17-10: USART Module: Synchronous 160 Figure 17-11: Memory Interface Read Timing 161 Figure 17-12: Memory Interface Read Timing 162 Figure 18-1: Typical RC Oscillator Frequency vs. VDD VDD 164 163 Figure 18-3: Typical RC Oscillator Frequency vs. VDD VDD 164 164 Figure 18-5: Transconductance (gm) of LF Oscillator vs. VDD 166 Figure		
Figure 17-1:Parameter Measurement Information154Figure 17-2:External Clock Timing155Figure 17-3:CLKOUT and I/O Timing156Figure 17-4:Reset, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer Timing157Figure 17-5:Timer0 Clock Timings158Figure 17-6:Timer1, Timer2, And Timer3 Clock Timings158Figure 17-7:Capture Timings159Figure 17-8:PWM Timings159Figure 17-9:USART Module: Synchronous Transmission (Master/Slave) Timing160Figure 17-10:USART Module: Synchronous Receive (Master/Slave) Timing160Figure 17-11:Memory Interface Read Timing162Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs. VDD164Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD165Figure 18-4:Typical RC Oscillator Frequency vs. VDD166Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IPD vs. VDD Watchdog Disabled 25°C167Figure 18-8:Maximum IPD vs. VDD Watchdog Disabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-14:IDH vs	0	PICMASTER System
Figure 17-2:External Clock Timing155Figure 17-3:CLKOUT and I/O Timing156Figure 17-3:CLKOUT and I/O Timing156Figure 17-4:Reset, Watchdog Timer, Oscillator157Figure 17-5:Timer0 Clock Timings158Figure 17-6:Timer1, Timer2, And Timer3 Clock158Figure 17-7:Capture Timings159Figure 17-8:PWM Timings159Figure 17-9:USART Module: Synchronous Transmission (Master/Slave) Timing160Figure 17-10:USART Module: Synchronous Receive (Master/Slave) Timing161Figure 17-11:Memory Interface Read Timing162Figure 18-11:Typical RC Oscillator Frequency vs. Temperature163Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 25°C168Figure 18-10:Maximum IDD vs. VDD Watchdog Disabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled 25°C169Figure 18-11:Typical IPD vs. VDD Watchdog Enabled </td <td>Figure 17-1:</td> <td>Parameter Measurement</td>	Figure 17-1:	Parameter Measurement
Figure 17-3:CLKOUT and I/O Timing156Figure 17-4:Reset, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer Timing157Figure 17-5:Timer0 Clock Timings158Figure 17-6:Timer1, Timer2, And Timer3 Clock Timings159Figure 17-7:Capture Timings159Figure 17-8:PWM Timings159Figure 17-9:USART Module: Synchronous Transmission (Master/Slave) Timing160Figure 17-10:USART Module: Synchronous Receive (Master/Slave) Timing160Figure 17-11:Memory Interface Write Timing161Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs. VDD164Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-4:Typical RC Oscillator Frequency vs. VDD164Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 25°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled 25°C169Figure 18-13:WDT Timer Time-Out Period vs. VDD17	Figure 17-2	
Figure 17-4: Reset, Watchdog Timer, Oscillator Start-Up Timer and Power-Up Timer 157 Figure 17-5: Timer0 Clock Timings		
Start-Up Timer and Power-Up Timer 157 Figure 17-5: Timer0 Clock Timings		
Timing		Start-Up Timer and Power-Up Timer
Figure 17-6:Timer1, Timer2, And Timer3 Clock Timings158Figure 17-7:Capture Timings159Figure 17-8:PWM Timings159Figure 17-9:USART Module: Synchronous Transmission (Master/Slave) Timing160Figure 17-10:USART Module: Synchronous Receive (Master/Slave) Timing160Figure 17-11:Memory Interface Write Timing161Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs. VDD163Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD165Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 25°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled168Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V170		
Figure 17-6:Timer1, Timer2, And Timer3 Clock Timings158Figure 17-7:Capture Timings159Figure 17-8:PWM Timings159Figure 17-9:USART Module: Synchronous Transmission (Master/Slave) Timing160Figure 17-10:USART Module: Synchronous Receive (Master/Slave) Timing160Figure 17-11:Memory Interface Write Timing161Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs. VDD163Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD165Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 25°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled168Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V170	Figure 17-5:	Timer0 Clock Timings 158
Timings158Figure 17-7:Capture Timings159Figure 17-8:PWM Timings159Figure 17-8:USART Module: Synchronous160Figure 17-9:USART Module: Synchronous160Figure 17-10:USART Module: Synchronous160Figure 17-11:Memory Interface Write Timing161Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs.163Figure 18-2:Typical RC Oscillator Frequency vs.164Figure 18-3:Typical RC Oscillator Frequency vs.164Figure 18-3:Typical RC Oscillator Frequency vs.165VDD164165165Figure 18-4:Typical RC Oscillator Frequency vs.165VDD165166166Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 25°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled 25°C169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V170		
Figure 17-8:PWM Timings159Figure 17-9:USART Module: Synchronous Transmission (Master/Slave) Timing160Figure 17-10:USART Module: Synchronous Receive (Master/Slave) Timing160Figure 17-11:Memory Interface Write Timing161Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs. Temperature163Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)168Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled 25°C169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170	-	
Figure 17-9:USART Module: Synchronous Transmission (Master/Slave) Timing	Figure 17-7:	Capture Timings 159
Transmission (Master/Slave) Timing	Figure 17-8:	PWM Timings 159
Figure 17-10:USART Module: Synchronous Receive (Master/Slave) Timing	Figure 17-9:	
Figure 17-11:Memory Interface Write Timing161Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs. VDD163Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD165Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-10:Maximum IPD vs. VDD Watchdog Disabled168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170	Figure 17-10:	USART Module: Synchronous
Figure 17-12:Memory Interface Read Timing162Figure 18-1:Typical RC Oscillator Frequency vs. Temperature163Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD165Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-10:Maximum IPD vs. VDD Watchdog Enabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled 25°C169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170		
Figure 18-1:Typical RC Oscillator Frequency vs. Temperature163Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-10:Maximum IPD vs. VDD Watchdog Disabled168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-14:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170	0	
Temperature163Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-10:Maximum IPD vs. VDD Watchdog Enabled168Figure 18-11:Typical IPD vs. VDD Watchdog Disabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170		
Figure 18-2:Typical RC Oscillator Frequency vs. VDD164Figure 18-3:Typical RC Oscillator Frequency vs. VDD164Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-4:Typical RC Oscillator Frequency vs. VDD166Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-10:Maximum IPD vs. VDD Watchdog Enabled 25°C168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170	Figure 18-1:	
Figure 18-3: Typical RC Oscillator Frequency vs. 164 Figure 18-4: Typical RC Oscillator Frequency vs. 165 Figure 18-5: Transconductance (gm) of LF 166 Oscillator vs. VDD 166 Figure 18-6: Transconductance (gm) of XT 166 Oscillator vs. VDD 166 Figure 18-6: Transconductance (gm) of XT 166 Oscillator vs. VDD 166 Figure 18-7: Typical IDD vs. Frequency (External Clock 25°C) 167 Figure 18-8: Maximum IDD vs. Frequency (External Clock 125°C to -40°C) 167 Figure 18-9: Typical IPD vs. VDD Watchdog Disabled 25°C 168 Figure 18-10: Maximum IPD vs. VDD Watchdog Enabled 25°C 168 Figure 18-11: Typical IPD vs. VDD Watchdog Enabled 25°C 169 Figure 18-12: Maximum IPD vs. VDD Watchdog Enabled 25°C 169 Figure 18-13: WDT Timer Time-Out Period vs. 170 Figure 18-14: IOH vs. VOH, VDD = 3V. 170	Figure 18-2:	Typical RC Oscillator Frequency vs.
Figure 18-4:Typical RC Oscillator Frequency vs. VDD165Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-10:Maximum IPD vs. VDD Watchdog Disabled168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170	Figure 18-3:	Typical RC Oscillator Frequency vs.
Figure 18-5:Transconductance (gm) of LF Oscillator vs. VDD166Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-10:Maximum IPD vs. VDD Watchdog Disabled168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170	Figure 18-4:	Typical RC Oscillator Frequency vs.
Figure 18-6:Transconductance (gm) of XT Oscillator vs. VDD166Figure 18-7:Typical IDD vs. Frequency (External Clock 25°C)167Figure 18-8:Maximum IDD vs. Frequency (External Clock 125°C to -40°C)167Figure 18-9:Typical IPD vs. VDD Watchdog Disabled 25°C168Figure 18-10:Maximum IPD vs. VDD Watchdog Disabled168Figure 18-11:Typical IPD vs. VDD Watchdog Enabled 25°C169Figure 18-12:Maximum IPD vs. VDD Watchdog Enabled 25°C169Figure 18-13:WDT Timer Time-Out Period vs. VDD170Figure 18-14:IOH vs. VOH, VDD = 3V.170	Figure 18-5:	Transconductance (gm) of LF
Figure 18-7: Typical IDD vs. Frequency (External Clock 25°C) 167 Figure 18-8: Maximum IDD vs. Frequency (External Clock 125°C to -40°C) 167 Figure 18-9: Typical IPD vs. VDD Watchdog Disabled 25°C 168 Figure 18-10: Maximum IPD vs. VDD Watchdog Disabled 168 Figure 18-11: Typical IPD vs. VDD Watchdog Enabled 25°C 169 Figure 18-12: Maximum IPD vs. VDD Watchdog Enabled 169 Figure 18-13: WDT Timer Time-Out Period vs. VDD 170 Figure 18-14: IOH vs. VOH, VDD = 3V. 170	Figure 18-6:	Transconductance (gm) of XT
Figure 18-8: Maximum IDD vs. Frequency (External Clock 125°C to -40°C)	Figure 18-7:	Typical IDD vs. Frequency (External
Figure 18-9: Typical IPD vs. VDD Watchdog Disabled 25°C 168 Figure 18-10: Maximum IPD vs. VDD Watchdog Disabled 168 Figure 18-11: Typical IPD vs. VDD Watchdog Enabled 25°C 169 Figure 18-12: Maximum IPD vs. VDD Watchdog Enabled 169 Figure 18-13: WDT Timer Time-Out Period vs. VDD 170 Figure 18-14: IOH vs. VOH, VDD = 3V.	Figure 18-8:	Maximum IDD vs. Frequency (External
Figure 18-10: Maximum IPD vs. VDD Watchdog Disabled 168 Figure 18-11: Typical IPD vs. VDD Watchdog Enabled 25°C 169 Figure 18-12: Maximum IPD vs. VDD Watchdog Enabled 169 Figure 18-13: WDT Timer Time-Out Period vs. VDD 170 Figure 18-14: IOH vs. VOH, VDD = 3V.	Figure 18-9:	Typical IPD vs. VDD Watchdog
Figure 18-11: Typical IPD vs. VDD Watchdog Enabled 25°C 169 Figure 18-12: Maximum IPD vs. VDD Watchdog Enabled 169 Figure 18-13: WDT Timer Time-Out Period vs. VDD 170 Figure 18-14: IOH vs. VOH, VDD = 3V.	Figure 18-10:	Maximum IPD vs. VDD Watchdog
Figure 18-12: Maximum IPD vs. VDD Watchdog Enabled 169 Figure 18-13: WDT Timer Time-Out Period vs. VDD 170 Figure 18-14: IOH vs. VOH, VDD = 3V.	Figure 18-11:	Typical IPD vs. VDD Watchdog
Figure 18-13: WDT Timer Time-Out Period vs. VDD	Figure 18-12:	Maximum IPD vs. VDD Watchdog
Figure 18-14: IOH vs. VOH, VDD = 3V	Figure 18-13:	WDT Timer Time-Out Period vs.
	Figure 19 14	
	-	

Figure 18-16:	IOL vs. VOL, VDD = 3V
Figure 18-17:	IOL vs. VOL, VDD = 5V
Figure 18-18:	VTH (Input Threshold Voltage) of
-	I/O Pins (TTL) vs. VDD
Figure 18-19:	VTH, VIL of I/O Pins (Schmitt Trigger)
Figure 19.20	VS. VDD
Figure 18-20:	VTH (Input Threshold Voltage) of OSC1
Figure 19-1:	Input (In XT and LF Modes) vs. VDD 173 Parameter Measurement
rigule 19-1.	Information
Figure 19-2:	External Clock Timing
Figure 19-3:	CLKOUT and I/O Timing
Figure 19-4:	Reset, Watchdog Timer, Oscillator
-	Start-Up Timer, and Power-Up Timer
	Timing 186
Figure 19-5:	Timer0 Clock Timings 187
Figure 19-6:	Timer1, Timer2, and Timer3 Clock
	Timings
Figure 19-7:	Capture Timings
Figure 19-8:	PWM Timings
Figure 19-9:	USART Module: Synchronous
Figure 10 10:	Transmission (Master/Slave) Timing 189
Figure 19-10:	USART Module: Synchronous Receive (Master/Slave) Timing
Figure 19-11:	Memory Interface Write Timing (Not
rigule 10-11.	Supported in PIC17LC4X Devices)
Figure 19-12:	Memory Interface Read Timing (Not
i iguio i o i <u>c</u> i	Supported in PIC17LC4X Devices)
Figure 20-1:	Typical RC Oscillator Frequency vs.
-	Temperature
Figure 20-2:	Typical RC Oscillator Frequency vs.
	Vdd 194
Figure 20-3:	Typical RC Oscillator Frequency vs.
	VDD
Figure 20-4:	Typical RC Oscillator Frequency vs.
Figure 20 F	VDD
Figure 20-5:	Transconductance (gm) of LF Oscillator vs. VDD
Figure 20-6:	Transconductance (gm) of XT
1 iguio 20 0.	Oscillator vs. VDD
Figure 20-7:	Typical IDD vs. Frequency (External
0	Clock 25°C)
Figure 20-8:	Maximum IDD vs. Frequency (External
	Clock 125°C to -40°C) 197
Figure 20-9:	Typical IPD vs. VDD Watchdog
	Disabled 25°C 198
Figure 20-10:	Maximum IPD vs. VDD Watchdog
Figure 20.11	Disabled
Figure 20-11:	Typical IPD vs. VDD Watchdog
Figure 20-12:	Enabled 25°C 199 Maximum IPD vs. VDD Watchdog
1 igule 20-12.	Enabled
Figure 20-13:	WDT Timer Time-Out Period vs.
gui o _oo.	VDD
Figure 20-14:	IOH vs. VOH, VDD = 3V
Figure 20-15:	ЮН vs. VOH, VDD = 5V 201
Figure 20-16:	IOL vs. VOL, VDD = 3V201
Figure 20-17:	IOL vs. VOL, VDD = 5V
Figure 20-18:	Vтн (Input Threshold Voltage) of
	I/O Pins (TTL) vs. VDD
Figure 20-19:	VTH, VIL of I/O Pins (Schmitt Trigger)
	VS. VDD
Figure 20-20:	VTH (Input Threshold Voltage) of OSC1 Input (In XT and LF Modes) vs. VDD 203
	input (in AT and ET WOUGS) VS. VDD 203

LISTOFIA	BLES
Table 1-1:	PIC17CXX Family of Devices6
Table 3-1:	Pinout Descriptions12
Table 4-1:	Time-Out in Various Situations16
Table 4-2:	STATUS Bits and Their Significance16
Table 4-3:	Reset Condition for the Program
Table 4 0.	Counter and the CPUSTA Register
Table 1 1:	
Table 4-4:	Initialization Conditions For Special
T	Function Registers
Table 5-1:	Interrupt Vectors/Priorities25
Table 6-1:	Mode Memory Access
Table 6-2:	EPROM Memory Access Time
	Ordering Suffix
Table 6-3:	Special Function Registers
Table 7-1:	Interrupt - Table Write Interaction45
Table 8-1:	Performance Comparison49
Table 9-1:	PORTA Functions
Table 9-2:	Registers/Bits Associated with
	PORTA
Table 9-3:	PORTB Functions
Table 9-4:	Registers/Bits Associated with
Table 3-4.	PORTB
Table 0 Fr	PORTC Functions
Table 9-5:	
Table 9-6:	Registers/Bits Associated with
	PORTC
Table 9-7:	PORTD Functions61
Table 9-8:	Registers/Bits Associated with
	PORTD61
Table 9-9:	PORTE Functions63
Table 9-10:	Registers/Bits Associated with
	PORTE
Table 11-1:	Registers/Bits Associated with
	Timer070
Table 12-1:	Turning On 16-bit Timer74
Table 12-2:	Summary of Timer1 and Timer2
	Registers
Table 12 2	PWM Frequency vs. Resolution at
Table 12-3:	
T-1-1- 40 4	25 MHz
Table 12-4:	Registers/Bits Associated with PWM77
Table 12-5:	Registers Associated with Capture
Table 12-6:	Summary of TMR1, TMR2, and TMR3
	Registers81
Table 13-1:	Baud Rate Formula86
Table 13-2:	Registers Associated with Baud Rate
	Generator86
Table 13-3:	Baud Rates for Synchronous Mode87
Table 13-4:	Baud Rates for Asynchronous Mode88
Table 13-5:	Registers Associated with
	Asynchronous Transmission
Table 13-6:	Registers Associated with Asynchronous
10010 10 01	Reception
T-11-40-7	
	Registers Associated with Synchronous
Table 13-7:	Registers Associated with Synchronous
	Master Transmission94
Table 13-7: Table 13-8:	Master Transmission94 Registers Associated with Synchronous
Table 13-8:	Master Transmission
	Master Transmission
Table 13-8: Table 13-9:	Master Transmission
Table 13-8:	Master Transmission
Table 13-8: Table 13-9:	Master Transmission
Table 13-8: Table 13-9:	Master Transmission
Table 13-8: Table 13-9: Table 13-10:	Master Transmission
Table 13-8: Table 13-9: Table 13-10: Table 14-1:	Master Transmission
Table 13-8: Table 13-9: Table 13-10: Table 14-1:	Master Transmission
Table 13-8: Table 13-9: Table 13-10: Table 14-1: Table 14-2:	Master Transmission
Table 13-8: Table 13-9: Table 13-10: Table 14-1: Table 14-2:	Master Transmission
Table 13-8: Table 13-9: Table 13-10: Table 14-1: Table 14-2: Table 14-3:	Master Transmission
Table 13-8: Table 13-9: Table 13-10: Table 14-1: Table 14-2: Table 14-3:	Master Transmission

Table 15-1:	Opcode Field Descriptions107
Table 15-2:	PIC17CXX Instruction Set110
Table 17-1:	Cross Reference of Device Specs for
	Oscillator Configurations and
	Frequencies of Operation (Commercial
	Devices)
Table 17-2:	External Clock Timing
	Requirements
Table 17 2.	
Table 17-3:	CLKOUT and I/O Timing
Table 47.4.	Requirements
Table 17-4:	Reset, Watchdog Timer, Oscillator
	Start-Up Timer And Power-Up Timer
T-1-1- 47 5	Requirements
Table 17-5:	Timer0 Clock Requirements
Table 17-6:	Timer1, Timer2, and Timer3 Clock
	Requirements
Table 17-7:	Capture Requirements
Table 17-8:	PWM Requirements159
Table 17-9:	Serial Port Synchronous
	Transmission Requirements
Table 17-10:	Serial Port Synchronous Receive
	Requirements160
Table 17-11:	Memory Interface Write
	Requirements161
Table 17-12:	Memory Interface Read
	Requirements162
Table 18-1:	Pin Capacitance per Package
	Туре163
Table 18-2:	RC Oscillator Frequencies165
Table 19-1:	Cross Reference of Device
	Specs for Oscillator Configurations
	and Frequencies of Operation
	(Commonial Devices)
	(Commercial Devices)176
Table 19-2:	External Clock Timing Requirements 184
Table 19-2: Table 19-3:	
	External Clock Timing Requirements 184
	External Clock Timing Requirements 184 CLKOUT and I/O Timing
Table 19-3:	External Clock Timing Requirements 184 CLKOUT and I/O Timing Requirements
Table 19-3:	External Clock Timing Requirements 184 CLKOUT and I/O Timing Requirements
Table 19-3:	External Clock Timing Requirements 184 CLKOUT and I/O Timing Requirements
Table 19-3: Table 19-4:	External Clock Timing Requirements 184 CLKOUT and I/O Timing Requirements
Table 19-3: Table 19-4: Table 19-5:	External Clock Timing Requirements 184 CLKOUT and I/O Timing Requirements
Table 19-3: Table 19-4: Table 19-5:	External Clock Timing Requirements 184 CLKOUT and I/O Timing Requirements
Table 19-3: Table 19-4: Table 19-5: Table 19-6:	External Clock Timing Requirements
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7:	External Clock Timing Requirements
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8:	External Clock Timing Requirements
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8:	External Clock Timing Requirements184CLKOUT and I/O Timing185Requirements185Reset, Watchdog Timer, Oscillator185Start-Up Timer and Power-Up Timer186Timer0 Clock Requirements187Timer1, Timer2, and Timer3 Clock187Capture Requirements188PWM Requirements188Synchronous Transmission189
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8: Table 19-9:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8: Table 19-9:	External Clock Timing Requirements184CLKOUT and I/O Timing185Requirements185Reset, Watchdog Timer, Oscillator185Start-Up Timer and Power-Up Timer186Timer0 Clock Requirements187Timer1, Timer2, and Timer3 Clock187Capture Requirements188PWM Requirements188Synchronous Transmission189
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8: Table 19-9: Table 19-10:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189 Memory Interface Write 189
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8: Table 19-9: Table 19-10:	External Clock Timing Requirements184CLKOUT and I/O Timing185Reset, Watchdog Timer, Oscillator185Start-Up Timer and Power-Up Timer186Timer0 Clock Requirements187Timer1, Timer2, and Timer3 Clock187Capture Requirements188PWM Requirements188Synchronous Transmission189Synchronous Receive189
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8: Table 19-9: Table 19-10:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189 Memory Interface Write 189 Memory Interface Write Requirements (Not Supported in
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8: Table 19-9: Table 19-10: Table 19-11:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189 Memory Interface Write 189 Memory Interface Write 190 Memory Interface read 190
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8: Table 19-9: Table 19-10: Table 19-11:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189 Memory Interface Write 189 Memory Interface Write 190 Memory Interface read 190 Memory Interface read 190
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-8: Table 19-9: Table 19-10: Table 19-11:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189 Memory Interface Write 189 Memory Interface Write 190 Memory Interface read 190 Memory Interface read 190 Memory Interface read 191
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189 Memory Interface Write 189 Memory Interface Write 190 Memory Interface read 190 Memory Interface read 191 Pin Capacitance per Package Type 193
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-10: Table 19-11: Table 19-12: Table 20-1:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189 Memory Interface Write 189 Memory Interface Write 190 Memory Interface read 190 Requirements (Not Supported in 191 PIC17LC4X Devices) 191 Pin Capacitance per Package Type 193 RC Oscillator Frequencies 195
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-10: Table 19-11: Table 20-1: Table 20-2:	External Clock Timing Requirements 184 CLKOUT and I/O Timing 185 Requirements 185 Reset, Watchdog Timer, Oscillator 185 Start-Up Timer and Power-Up Timer 186 Timer0 Clock Requirements 187 Timer1, Timer2, and Timer3 Clock 187 Capture Requirements 188 PWM Requirements 188 Synchronous Transmission 189 Synchronous Receive 189 Memory Interface Write 189 Memory Interface Write 190 Memory Interface read 190 Requirements (Not Supported in 191 PIC17LC4X Devices) 191 Pin Capacitance per Package Type 193 RC Oscillator Frequencies 195 PIC16C5X Family of Devices 213
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-10: Table 19-11: Table 20-1: Table 20-2: Table 20-2: Table E-1:	External Clock Timing Requirements184CLKOUT and I/O TimingRequirements185Reset, Watchdog Timer, OscillatorStart-Up Timer and Power-Up Timer186Timer0 Clock Requirements187Timer1, Timer2, and Timer3 ClockRequirementsRequirements187Capture Requirements188PWM Requirements188Synchronous Transmission189Synchronous Receive189Memory Interface Write189Memory Interface Write190Memory Interface read190Menory Interface read191Pin Capacitance per Package Type193RC Oscillator Frequencies213PIC16C5X Family of Devices214
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 19-10: Table 19-11: Table 20-1: Table 20-2: Table 20-2: Table E-1: Table E-2:	External Clock Timing Requirements184CLKOUT and I/O TimingRequirements185Reset, Watchdog Timer, OscillatorStart-Up Timer and Power-Up Timer186Timer0 Clock Requirements187Timer1, Timer2, and Timer3 ClockRequirementsRequirements187Capture Requirements188PWM Requirements188Synchronous Transmission189Synchronous Receive189Memory Interface Write189Memory Interface Write190Memory Interface read190Memory Interface read191Pin Capacitance per Package Type193RC Oscillator Frequencies213PIC16C5X Family of Devices214PIC16C6X Family of Devices215
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 20-1: Table 20-2: Table 20-2: Table E-1: Table E-2: Table E-3: Table E-4:	External Clock Timing Requirements184CLKOUT and I/O TimingRequirements185Reset, Watchdog Timer, OscillatorStart-Up Timer and Power-Up Timer186Timer0 Clock Requirements187Timer1, Timer2, and Timer3 ClockRequirementsRequirements187Capture Requirements188PWM Requirements188Synchronous Transmission189Synchronous Receive189Memory Interface Write189Memory Interface Write190Memory Interface read190Memory Interface read191PIC17LC4X Devices)191Pin Capacitance per Package Type193RC Oscillator Frequencies213PIC16C5X Family of Devices214PIC16C6X Family of Devices215PIC16C7X Family of Devices216
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 20-10: Table 20-11: Table 20-2: Table 20-3: Table 20-4: Table 20-5:	External Clock Timing Requirements184CLKOUT and I/O TimingRequirements185Reset, Watchdog Timer, OscillatorStart-Up Timer and Power-Up TimerRequirements186Timer0 Clock Requirements187Timer1, Timer2, and Timer3 ClockRequirementsRequirements187Capture Requirements188PWM Requirements188Synchronous Transmission189Synchronous Receive189Memory Interface Write189Memory Interface Write190Memory Interface read190Memory Interface read191PIC17LC4X Devices)191Pin Capacitance per Package Type193RC Oscillator Frequencies213PIC16C5X Family of Devices214PIC16C6X Family of Devices215PIC16C7X Family of Devices216PIC16C8X Family of Devices217
Table 19-3: Table 19-4: Table 19-5: Table 19-6: Table 19-7: Table 20-1: Table 20-2: Table 20-2: Table E-1: Table E-2: Table E-3: Table E-4:	External Clock Timing Requirements184CLKOUT and I/O TimingRequirements185Reset, Watchdog Timer, OscillatorStart-Up Timer and Power-Up Timer186Timer0 Clock Requirements187Timer1, Timer2, and Timer3 ClockRequirementsRequirements187Capture Requirements188PWM Requirements188Synchronous Transmission189Synchronous Receive189Memory Interface Write189Memory Interface Write190Memory Interface read190Memory Interface read191PIC17LC4X Devices)191Pin Capacitance per Package Type193RC Oscillator Frequencies213PIC16C5X Family of Devices214PIC16C6X Family of Devices215PIC16C7X Family of Devices216

LIST OF EQUATIONS

Equation 8-1:	16 x 16 Unsigned Multiplication
	Algorithm 50
Equation 8-2:	16 x 16 Signed Multiplication
	Algorithm 51

CONNECTING TO MICROCHIP BBS

Connect worldwide to the Microchip BBS using the CompuServe[®] communications network. In most cases a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore **you do not need CompuServe membership to join Microchip's BBS**.

There is **no charge** for connecting to the BBS, except for a toll charge to the CompuServe access number, where applicable. You do not need to be a CompuServe member to take advantage of this connection (you never actually log in to CompuServe).

The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allows multiple users at baud rates up to 14400 bps.

The following connect procedure applies in most locations:

- 1. Set your modem to 8 bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- Depress <ENTER→ and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- 4. Type +, depress <ENTER→ and Host Name: will appear.
- 5. Type **MCHIPBBS**, depress < **ENTER**, → and you will be connected to the Microchip BBS.

In the United States, to find CompuServe's phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with Host Name:, type

NETWORK, depress < ENTER... >

and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 457-1550 for your local CompuServe number.

Trademarks:

The Microchip name, logo, PIC, PICMASTER ,and PICSTART are registered trademarks of Microchip Technology Incorporated in the U.S.A.

PRO MATE and *fuzzy*LAB are trademarks and SQTP is a service mark of Microchip Technology Incorporated.

*fuzzy*TECH is a registered trademark of Inform Software Corporation.

I²C is a trademark of Philips Corporation.

IBM, IBM PC-AT are registered trademarks of International Business Machines Corp.

Pentium is a trademark of Intel Corporation.

MS-DOS and Microsoft Windows are registered trademarks of Microsoft Corporation. Windows is a trademark of Microsoft Corporation.

CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
Fror	m: Name	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Арр	lication (optional):	
Wo	uld you like a reply?YN	
Dev	rice: PIC17C4X Literatur	e Number: DS30412B
Que	estions:	
1	What are the best features of this docume	unt?
1.	what are the best leatures of this docume	ant?
2.	How does this document meet your hardw	vare and software development needs?
3.	Do you find the organization of this data s	heet easy to follow? If not, why?
4.	What additions to the data sheet do you the	nink would enhance the structure and subject?
5.	What deletions from the data sheet could	be made without affecting the overall usefulness?
6.	Is there any incorrect or misleading inform	nation (what and where)?
7.	How would you improve this document?	
8.	How would you improve our software, sys	tems, and silicon products?

PIC17C4X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

PART NO XX X /XX XXX Examples					
		ROM Code (factory specified) or quirements. Blank for OTP and devices = PDIP = Windowed CERDIP = PDIP (600 mil) = MQFP = TQFP = PLCC	a) b)	PIC17C42 – 16/P Commercial Temp., PDIP package, 16 MHZ, normal VDD limits PIC17LC44 – 08/PT Commercial Temp., TQFP package,	
Ri Fr Ri	emperature – ange: I requency 08 ange: 16 25 33 evice: PIC17C44 PIC17C441 PIC17LC44	= 0°C to +70°C = -40°C to +85°C = 8 MHz = 16 MHz = 25 MHz = 33 Mhz : Standard Vdd range : (Tape and Reel)	c)	8MHz, extended VDD limits PIC17C43 – 25I/P Industrial Temp., PDIP package, 25 MHz, normal VDD limits	

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. Your local Microchip sales office (see below)

2. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

3. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

^{© 1996} Microchip Technology Inc.

WORLDWIDE SALES & SERVICE

AMERICAS

Corporate Office

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602 786-7200 Fax: 602 786-7277 *Technical Support: 602 786-7627 Web:* http://www.microchip.com

Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770 640-0034 Fax: 770 640-0307

Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508 480-9990 Fax: 508 480-8575

Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 708 285-0071 Fax: 708 285-0075

Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 214 991-7177 Fax: 214 991-8588

Dayton

Microchip Technology Inc. Suite 150 Two Prestige Place Miamisburg, OH 45342 Tel: 513 291-1654 Fax: 513 291-9175

Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92715 Tel: 714 263-1888 Fax: 714 263-1338

AMERICAS (continued)

New York

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516 273-5305 Fax: 516 273-5335

San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408 436-7950 Fax: 408 436-7955

CANADA

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905 405-6279 Fax: 905 405-6253

ASIA/PACIFIC

Hong Kong Microchip Technology Unit No. 3002-3004, Tower 1 Metroplaza 223 Hing Fong Road Kwai Fong, N.T. Hong Kong Tel: 852 2 401 1200 Fax: 852 2 401 3431

Korea

Microchip Technology 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku, Seoul, Korea Tel: 82 2 554 7200 Fax: 82 2 558 5934

Singapore

Microchip Technology 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65 334 8870 Fax: 65 334 8850

Taiwan

Microchip Technology 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886 2 717 7175 Fax: 886 2 545 0139



All rights reserved. © 1996, Microchip Technology Incorporated, USA, 4/96

Information contained in this publication regarding device applications and the like is intended for suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use, or otherwise. Use of Microchip's products as critical components in medical devices is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip log and name are registered trademarks of Microchip Technology Inc. in the USA and other countries. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.

United Kingdom

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44 1 628 850303 Fax: 44 1 628 850178

France

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy - France Tel: 33 1 69 53 63 20 Fax: 33 1 69 30 90 79

Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Muenchen, Germany Tel: 49 89 627 144 0 Fax: 49 89 627 144 44

Italy

Arizona Microchip Technology SRL Centro Direzionale Colleoni Palazzo Taurus, 1 V. Le Colleoni, 1 20041 Agrate Brianza, Milan Italy Tel: 39 39 689 9939 Fax: 39 39 689 9883

JAPAN

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81 45 471 6166 Fax: 81 45 471 6122

4/16/96