

PATENTED
PAT No. : 099352

Technical Document

- [Tools Information](#)
- [FAQs](#)
- [Application Note](#)

Features

- Operating voltage: 2.7V~5.2V
- Built-in 32kHz RC oscillator
- External 32.768kHz crystal oscillator or 32kHz frequency source input
- Standby current: <1μA at 3V, <2μA at 5V
- Internal resistor type: 1/6 bias or 1/5 bias, 1/32 duty, or 1/16 duty
- Three selectable LCD frame frequencies: 64Hz, 89Hz or 170Hz
- Max. 96×32 patterns, 96 segments and 32 commons
- 112 segments and 16 commons selectable by command method
- Built-in bit-map display RAM: 3072 bits (=96×32 bits)
- Built-in internal resistor type bias generator
- Six-wire interface (four data wires)
- Eight kinds of time base/WDT selection
- Time base or WDT overflow output
- R/W address auto increment
- Built-in buzzer driver (2kHz/4kHz)
- Power down command reduces power consumption
- Software configuration feature
- Data mode and Command mode instructions
- Three data accessing modes
- Provides VLCD pin to adjust LCD operating voltage and max. VLCD voltage up to 7V
- Provides three kinds of bias current programming
- Control of TN-type and STN-type LCDs
- 208-pin QFP package

Applications


- Leisure products
- Games
- Personal digital assistant
- Cellular phone
- Global positioning system
- Consumer electronics

General Description

HT1660 is a peripheral device specially designed for I/O type MCU used to expand the display capability. The max. display segment of the device are 3072 patterns (96 segments and 32 commons). It also supports four data bits interface, buzzer sound, Watchdog Timer or time base timer functions. The HT1660 is a memory mapping and multi-function LCD controller. Since the

HT1660 can control TN-type (Twisted Nematic) or STN-type (Super Twisted Nematic) LCDs. The software configuration feature of the HT1660 make it suitable for multiple LCD applications including LCD modules and display subsystems. Only six lines ($\overline{CS}$, $\overline{WR}$, DB0~DB3) are required for the interface between the host controller and the HT1660.

Block Diagram




Pin Assignment

COM22	1	COM23	208	SEG69	156
COM21	2	COM24	209	SEG70	155
COM20	3	COM25	210	SEG71	154
COM19	4	COM26	211	SEG72	153
COM18	5	COM27	212	SEG73	152
COM17	6	COM28	213	SEG74	151
COM16	7	COM29	214	SEG75	150
NC	8	COM30	215	SEG76	149
NC	9	COM31	216	SEG77	148
NC	10	NC	217	SEG78	147
NC	11	NC	218	SEG79	146
NC	12	NC	219	SEG80	145
NC	13	NC	220	SEG81	144
NC	14	NC	221	SEG82	143
NC	15	NC	222	SEG83	142
NC	16	NC	223	SEG84	141
CS	17	NC	224	SEG85	140
RD	18	NC	225	SEG86	139
WR	19	NC	226	SEG87	138
DB0	20	NC	227	SEG88	137
DB1	21	NC	228	SEG89	136
DB2	22	NC	229	SEG90	135
DB3	23	NC	230	SEG91	134
VSS	24	NC	231	SEG92	133
OSCI	25	NC	232	SEG93	132
OSCO	26	NC	233	SEG94	131
VDD	27	NC	234	SEG95	130
VLCD	28	NC	235	SEG96	129
IRQ	29	NC	236	SEG97	128
BZ	30	NC	237	SEG98	127
BZ	31	NC	238	SEG99	126
T1	32	NC	239	SEG100	125
T2	33	NC	240	SEG101	124
T3	34	NC	241	SEG102	123
T4	35	NC	242	SEG103	122
T000	36	NC	243	SEG104	121
VLCD	37	NC	244	SEG105	120
NC	38	NC	245	SEG106	119
NC	39	NC	246	SEG107	118
NC	40	NC	247	SEG108	117
NC	41	NC	248	SEG109	116
NC	42	NC	249	SEG110	115
NC	43	NC	250	SEG111	114
NC	44	NC	251	SEG112	113
NC	45	NC	252	SEG113	112
COM0	46	NC	253	SEG114	111
COM1	47	NC	254	SEG115	110
COM2	48	NC	255	SEG116	109
COM3	49	NC	256	SEG117	108
COM4	50	NC	257	SEG118	107
COM5	51	NC	258	SEG119	106
COM6	52	NC	259	SEG120	105
COM7	53	COM15	260	SEG121	104
COM8	54	COM14	261	SEG122	103
COM9	55	COM13	262	SEG123	102
COM10	56	COM12	263	SEG124	101
COM11	57	COM11	264	SEG125	100
COM12	58	COM10	265	SEG126	99
COM13	59	COM9	266	SEG127	98
COM14	60	COM8	267	SEG128	97
COM15	61	COM7	268	SEG129	96
COM16	62	COM6	269	SEG130	95
COM17	63	COM5	270	SEG131	94
COM18	64	COM4	271	SEG132	93
COM19	65	COM3	272	SEG133	92
COM20	66	COM2	273	SEG134	91
COM21	67	COM1	274	SEG135	90
COM22	68	COM0	275	SEG136	89
COM23	69	NC	276	SEG137	88
COM24	70	NC	277	SEG138	87
COM25	71	NC	278	SEG139	86
COM26	72	NC	279	SEG140	85
COM27	73	NC	280	SEG141	84
COM28	74	NC	281	SEG142	83
COM29	75	NC	282	SEG143	82
COM30	76	NC	283	SEG144	81
COM31	77	NC	284	SEG145	80
NC	78	NC	285	SEG146	79
NC	79	NC	286	SEG147	78
NC	80	NC	287	SEG148	77
NC	81	NC	288	SEG149	76
NC	82	NC	289	SEG150	75
NC	83	NC	290	SEG151	74
NC	84	NC	291	SEG152	73
NC	85	NC	292	SEG153	72
NC	86	NC	293	SEG154	71
NC	87	NC	294	SEG155	70
NC	88	NC	295	SEG156	69
NC	89	NC	296	SEG157	68
NC	90	NC	297	SEG158	67
NC	91	NC	298	SEG159	66
NC	92	NC	299	SEG160	65
NC	93	NC	300	SEG161	64
NC	94	NC	301	SEG162	63
NC	95	NC	302	SEG163	62
NC	96	NC	303	SEG164	61
NC	97	NC	304	SEG165	60
NC	98	NC	305	SEG166	59
NC	99	NC	306	SEG167	58
NC	100	NC	307	SEG168	57
NC	101	NC	308	SEG169	56
NC	102	NC	309	SEG170	55
NC	103	NC	310	SEG171	54
NC	104	NC	311	SEG172	53
NC	105	NC	312	SEG173	52
NC	106	NC	313	SEG174	51
NC	107	NC	314	SEG175	50
NC	108	NC	315	SEG176	49
NC	109	NC	316	SEG177	48
NC	110	NC	317	SEG178	47
NC	111	NC	318	SEG179	46
NC	112	NC	319	SEG180	45
NC	113	NC	320	SEG181	44
NC	114	NC	321	SEG182	43
NC	115	NC	322	SEG183	42
NC	116	NC	323	SEG184	41
NC	117	NC	324	SEG185	40
NC	118	NC	325	SEG186	39
NC	119	NC	326	SEG187	38
NC	120	NC	327	SEG188	37
NC	121	NC	328	SEG189	36
NC	122	NC	329	SEG190	35
NC	123	NC	330	SEG191	34
NC	124	NC	331	SEG192	33
NC	125	NC	332	SEG193	32
NC	126	NC	333	SEG194	31
NC	127	NC	334	SEG195	30
NC	128	NC	335	SEG196	29
NC	129	NC	336	SEG197	28
NC	130	NC	337	SEG198	27
NC	131	NC	338	SEG199	26
NC	132	NC	339	SEG200	25
NC	133	NC	340	SEG201	24
NC	134	NC	341	SEG202	23
NC	135	NC	342	SEG203	22
NC	136	NC	343	SEG204	21
NC	137	NC	344	SEG205	20
NC	138	NC	345	SEG206	19
NC	139	NC	346	SEG207	18
NC	140	NC	347	SEG208	17
NC	141	NC	348	SEG209	16
NC	142	NC	349	SEG210	15
NC	143	NC	350	SEG211	14
NC	144	NC	351	SEG212	13
NC	145	NC	352	SEG213	12
NC	146	NC	353	SEG214	11
NC	147	NC	354	SEG215	10
NC	148	NC	355	SEG216	9
NC	149	NC	356	SEG217	8
NC	150	NC	357	SEG218	7
NC	151	NC	358	SEG219	6
NC	152	NC	359	SEG220	5
NC	153	NC	360	SEG221	4
NC	154	NC	361	SEG222	3
NC	155	NC	362	SEG223	2
NC	156	NC	363	SEG224	1

HT1660
-208 QFP-A

Pad Assignment



Chip size: 3555×5000 (μm)²

* The IC substrate should be connected to VSS in the PCB layout artwork.

Pad Coordinates

Unit: μm

Pad No.	X	Y	Pad No.	X	Y	Pad No.	X	Y
1	-1672.500	2305.000	51	-789.900	-2299.900	101	1672.500	405.900
2	-1672.500	1901.700	52	-694.900	-2299.900	102	1672.500	500.900
3	-1672.500	1806.700	53	-589.300	-2299.900	103	1672.500	595.900
4	-1672.500	1711.700	54	-494.300	-2299.900	104	1672.500	690.900
5	-1672.500	1616.700	55	-388.700	-2299.900	105	1672.500	785.900
6	-1672.500	1521.700	56	-293.700	-2299.900	106	1672.500	880.900
7	-1672.500	1426.700	57	-190.500	-2299.900	107	1672.500	975.900
8	-1672.500	1331.700	58	-95.000	-2299.900	108	1672.500	1070.900
9	-1672.500	1236.700	59	5.300	-2299.900	109	1672.500	1165.900
10	-1672.500	1141.700	60	111.400	-2368.850	110	1672.500	1260.900
11	-1672.500	1046.700	61	185.650	-2268.850	111	1672.500	1355.900
12	-1672.500	951.700	62	308.850	-2309.400	112	1672.500	1450.900
13	-1672.500	856.700	63	414.450	-2309.400	113	1672.500	1545.900
14	-1672.500	761.700	64	509.450	-2309.400	114	1672.500	1640.900
15	-1672.500	666.700	65	630.250	-2285.250	115	1672.500	1735.900
16	-1672.500	571.700	66	743.850	-2285.250	116	1672.500	1830.900
17	-1672.500	476.700	67	857.450	-2285.250	117	1672.500	2305.000
18	-1672.500	381.700	68	971.050	-2285.250	118	1484.800	2395.000
19	-1672.500	286.700	69	1084.650	-2285.250	119	1389.800	2395.000
20	-1672.500	191.700	70	1201.050	-2368.850	120	1294.800	2395.000
21	-1672.500	96.700	71	1323.050	-2395.000	121	1199.800	2395.000
22	-1672.500	1.700	72	1419.550	-2395.000	122	1104.800	2395.000
23	-1672.500	-93.300	73	1666.450	-2395.000	123	1009.800	2395.000
24	-1672.500	-188.300	74	1672.500	-2159.100	124	914.800	2395.000
25	-1672.500	-283.300	75	1672.500	-2064.100	125	819.800	2395.000
26	-1672.500	-378.300	76	1672.500	-1969.100	126	724.800	2395.000
27	-1672.500	-473.300	77	1672.500	-1874.100	127	629.800	2395.000
28	-1672.500	-568.300	78	1672.500	-1779.100	128	534.800	2395.000
29	-1672.500	-663.300	79	1672.500	-1684.100	129	439.800	2395.000
30	-1672.500	-758.300	80	1672.500	-1589.100	130	344.800	2395.000
31	-1672.500	-853.300	81	1672.500	-1494.100	131	249.800	2395.000
32	-1672.500	-948.300	82	1672.500	-1399.100	132	154.800	2395.000
33	-1672.500	-1043.300	83	1672.500	-1304.100	133	59.800	2395.000
34	-1672.500	-1138.300	84	1672.500	-1209.100	134	-35.200	2395.000
35	-1672.500	-1233.300	85	1672.500	-1114.100	135	-130.200	2395.000
36	-1672.500	-1328.300	86	1672.500	-1019.100	136	-225.200	2395.000
37	-1672.500	-1423.300	87	1672.500	-924.100	137	-320.200	2395.000
38	-1672.500	-1518.300	88	1672.500	-829.100	138	-415.200	2395.000
39	-1672.500	-1613.300	89	1672.500	-734.100	139	-510.200	2395.000
40	-1672.500	-1708.300	90	1672.500	-639.100	140	-605.200	2395.000
41	-1672.500	-1803.300	91	1672.500	-544.100	141	-700.200	2395.000
42	-1672.500	-1898.300	92	1672.500	-449.100	142	-795.200	2395.000
43	-1672.500	-1993.300	93	1672.500	-354.100	143	-890.200	2395.000
44	-1672.500	-2088.300	94	1672.500	-259.100	144	-985.200	2395.000
45	-1672.500	-2183.300	95	1672.500	-164.100	145	-1080.200	2395.000
46	-1672.500	-2278.300	96	1672.500	-69.100	146	-1175.200	2395.000
47	-1208.250	-2395.000	97	1672.500	25.900	147	-1270.200	2395.000
48	-1113.250	-2395.000	98	1672.500	120.900	148	-1365.200	2395.000
49	-1018.250	-2395.000	99	1672.500	215.900	149	-1460.200	2395.000
50	-895.500	-2299.900	100	1672.500	310.900			

Pad Description

Pad No.	Pad Name	I/O	Description
1~33 87~149	SEG63~SEG95 SEG0~SEG62	O	LCD segment outputs
34~49 71~86	COM31~COM16 COM0~COM15	O	LCD common outputs, under 112×16 command mode, COM16~COM31 will share to SEG96~SEG111. COM31/SEG96, COM30/SEG97, COM29/SEG98....., COM18/SEG109, COM17/SEG110, COM16/SEG111
50	$\overline{\text{CS}}$	I	Chip selection input with pull-high resistor. When the $\overline{\text{CS}}$ is logic high, the data and command read from or write to the HT1660 are disabled. The serial interface circuit is also reset. But if the $\overline{\text{CS}}$ is at a logic low level and is input to the $\overline{\text{CS}}$ pad, the data and command transmission between the host controller and the HT1660 are all enabled.
51	$\overline{\text{RD}}$	I	READ clock input with pull-high resistor. Data in the RAM of the HT1660 are clocked out on the falling edge of the $\overline{\text{RD}}$ signal. The clocked out data will appear on the data line. The host controller can use the next rising edge to latch the clocked out data.
52	$\overline{\text{WR}}$	I	WRITE clock input with pull-high resistor. Data on the DATA line are latched into the HT1660 on the rising edge of the $\overline{\text{WR}}$ signal.
53~56	DB0~DB3	I/O	Parallel data input/output with a pull-high resistor
57	VSS	—	Negative power supply for logic circuit, ground
58 59	OSCI OSCO	I O	The OSCI and OSCO pads are connected to a 32.768kHz crystal in order to generate a system clock. If the system clock comes from an external clock source, the external clock source should be connected to the OSCI pad. But if an on-chip RC oscillator is selected, the OSCI and OSCO pads can be left open.
60	VDD	—	Positive power supply for logic circuit
61	VLCD	I	Power supply for LCD driver circuit
62	$\overline{\text{IRQ}}$	O	Time base or Watchdog Timer overflow flag, NMOS open drain output.
63, 64	BZ, $\overline{\text{BZ}}$	O	2kHz or 4kHz frequency output pair (tristate output buffer)
65~69	T1~T4, T000	I	Vary bias current pin It is usually not connected

Absolute Maximum Ratings

Supply Voltage $V_{SS}-0.3V$ to $V_{SS}+5.5V$ Storage Temperature -50°C to 125°C
Input Voltage $V_{SS}-0.3V$ to $V_{DD}+0.3V$ Operating Temperature -25°C to 75°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

D.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
V _{DD}	Operating Voltage	—	—	2.7	—	5.2	V
I _{DD1}	Operating Current	3V	No load/LCD ON	—	150	250	μA
		5V	On-chip RC oscillator	—	250	370	μA
I _{DD2}	Operating Current	3V	No load/LCD ON	—	135	200	μA
		5V	Crystal oscillator	—	200	300	μA
I _{DD11}	Operating Current	3V	No load/LCD OFF	—	15	30	μA
		5V	On-chip RC oscillator	—	50	70	μA
I _{DD22}	Operating Current	3V	No load/LCD OFF	—	2	10	μA
		5V	Crystal oscillator	—	3	10	μA
I _{STB}	Standby Current	3V	No load, Power down mode	—	—	1	μA
		5V		—	—	2	μA
V _{IL}	Input Low Voltage	3V	DB0~DB3, $\overline{WR}$, $\overline{CS}$, $\overline{RD}$	0	—	0.6	V
		5V		0	—	1.0	V
V _{IH}	Input High Voltage	3V	DB0~DB3, $\overline{WR}$, $\overline{CS}$, $\overline{RD}$	2.4	—	3	V
		5V		4.0	—	5	V
I _{OL1}	BZ, $\overline{BZ}$, $\overline{IRQ}$ Sink Current	3V	V _{OL} =0.3V	1.2	2.5	—	mA
		5V	V _{OL} =0.5V	3	6	—	mA
I _{OH1}	BZ, $\overline{BZ}$ Source Current	3V	V _{OH} =2.7V	-0.9	-1.8	—	mA
		5V	V _{OH} =4.5V	-2	-4	—	mA
I _{OL2}	DB0~DB3 Sink Current	3V	V _{OL} =0.3V	1.2	2.5	—	mA
		5V	V _{OL} =0.5V	3	6	—	mA
I _{OH2}	DB0~DB3 Source Current	3V	V _{OH} =2.7V	-0.9	-1.8	—	mA
		5V	V _{OH} =4.5V	-2	-4	—	mA
I _{OL3}	LCD Common Sink Current	3V	V _{OL} =0.3V	80	160	—	μA
		5V	V _{OL} =0.5V	180	360	—	μA
I _{OH3}	LCD Common Source Current	3V	V _{OH} =2.7V	-40	-80	—	μA
		5V	V _{OH} =4.5V	-90	-180	—	μA
I _{OL4}	LCD Segment Sink Current	3V	V _{OL} =0.3V	50	100	—	μA
		5V	V _{OL} =0.5V	120	240	—	μA
I _{OH4}	LCD Segment Source Current	3V	V _{OH} =2.7V	-30	-60	—	μA
		5V	V _{OH} =4.5V	-70	-140	—	μA
R _{PH}	Pull-high Resistor	3V	DB0~DB3, $\overline{WR}$, $\overline{CS}$, $\overline{RD}$	150	250	410	kΩ
		5V		60	125	210	kΩ

A.C. Characteristics

Ta=25°C

Symbol	Parameter	Test Conditions		Min.	Typ.	Max.	Unit
		V _{DD}	Conditions				
f _{SYS1}	System Clock	5V	On-chip RC oscillator	24	32	40	kHz
f _{SYS2}	System Clock	—	Crystal oscillator	—	32768	—	Hz
f _{SYS3}	System Clock	—	External clock source	—	32768	—	Hz
f _{LCD1}	LCD Frame Frequency	5V	On-chip RC oscillator	61/117	89/170	111/213	Hz
f _{LCD2}	LCD Frame Frequency	—	Crystal oscillator	—	64	—	Hz
f _{LCD3}	LCD Frame Frequency	—	External clock source	—	64	—	Hz
t _{COM}	LCD Common Period	—	n: Number of COM	—	n/f _{LCD}	—	sec
f _{CLK1}	4-Bit Data Clock ($\overline{WR}$ Pin)	3V	Duty cycle 50%	—	—	150	kHz
		5V		—	—	300	kHz
f _{CLK2}	4-Bit Data Clock ($\overline{RD}$ Pin)	3V	Duty cycle 50%	—	—	75	kHz
		5V		—	—	150	kHz
t _{CS}	4-Bit Interface Reset Pulse Width (Figure 3)	—	$\overline{CS}$	150	250	—	ns
t _{CLK}	$\overline{WR}$, $\overline{RD}$ Input Pulse Width (Figure 1)	3V	Write mode	3.34	—	—	μs
			Read mode	6.67			
		5V	Write mode	1.67	—	—	μs
			Read mode	3.34			
t _r , t _f	Rise/Fall Time Serial Data Clock Width (Figure 1)	—	—	—	120	160	ns
		—					
t _{su}	Setup Time for DB to $\overline{WR}$, $\overline{RD}$ Clock Width (Figure 2)	—	—	80	120	—	ns
		—					
t _h	Hold Time for DB to $\overline{WR}$, $\overline{RD}$ Clock Width (Figure 2)	—	—	60	120	—	ns
		—					
t _{su1}	Setup Time for $\overline{CS}$ to $\overline{WR}$, $\overline{RD}$ Clock Width (Figure 3)	—	—	50	100	—	ns
		—					
t _{h1}	Setup Time for $\overline{CS}$ to $\overline{WR}$, $\overline{RD}$ Clock Width (Figure 3)	—	—	50	100	—	ns
		—					
f _{tone2k}	Tone Frequency	5V	On-chip RC oscillator	1.5	2	2.5	kHz
f _{tone4k}	Tone Frequency	5V	On-chip RC oscillator	3	4	5	kHz




Figure 1




Figure 2





Figure 3

Functional Description

System Oscillator

The HT1660 system clock is used to generate the time base/Watchdog Timer (WDT) clock frequency, LCD driving clock, and tone frequency. The clock source may be from an on-chip RC oscillator (32kHz), a crystal oscillator (32.768kHz), or an external 32kHz clock by the S/W setting. The configuration of the system oscillator is as shown. After the SYS DIS command is executed, the system clock will stop and the LCD bias generator will turn off. That command is available only for the on-chip RC oscillator or for the crystal oscillator. Once the system clock stops, the LCD display will become blank, and the time base/WDT loses its function as well.

The LCD OFF command is used to turn the LCD bias generator off. After the LCD bias generator switches off by issuing the LCD OFF command, using the SYS DIS command reduces power consumption, thus serving as a system power down command. But if the external clock source is chosen as the system clock, using the SYS DIS command can neither turn the oscillator off nor carry out the power down mode. The crystal oscillator option can be applied to connect an external frequency source of 32kHz to the OSC1 pin. In this case, the system fails to enter the power down mode, similar to the case in the external 32kHz clock source operation. At the initial system power on, the HT1660 is at the SYS DIS state.



System Oscillator Configuration

Display Memory – RAM Structure

The static display RAM is organized into 768×4 bits and stores the display data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the READ, WRITE and READ-MODIFY-WRITE commands. The following is a mapping from the RAM to the LCD patterns.

	00H	08H	10H	18H	20H - - - - - 2D8H	2E0H	2E8H	2F0H	2F8H
COM0	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM1	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM2	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM3	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	01H	09H	11H	19H	21H - - - - - 2D9H	2E1H	2E9H	2F1H	2F9H
COM4	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM5	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM6	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM7	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	02H	0AH	12H	1AH	22H - - - - - 2DAH	2E2H	2EAH	2F2H	2FAH
COM8	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM9	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM10	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM11	Bit3	Bit3	Bit03				Bit3	Bit3	Bit3
	03H	0BH	13H	1BH	23H - - - - - 2DBH	2E3H	2EBH	2F3H	2FBH
COM12	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM13	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM14	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM15	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	04H	0CH	14H	1CH	24H - - - - - 2DCH	2E4H	2ECH	2F4H	2FCH
COM16	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM17	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM18	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM19	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	05H	0DH	15H	1DH	25H - - - - - 2DDH	2E5H	2EDH	2F5H	2FDH
COM20	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM21	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM22	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM23	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	06H	0EH	16H	1EH	26H - - - - - 2DEH	2E6H	2EEH	2F6H	2FEH
COM24	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM25	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM26	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM27	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	07H	0FH	17H	1FH	27H - - - - - 2DFH	2E7H	2EFH	2F7H	2FFH
COM28	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM29	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM30	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM31	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	SEG0	SEG1	SEG2	SEG3		SEG92	SEG93	SEG94	SEG95

96×32 Selection Mode RAM Mapping Table

	00H	04H	08H	0CH	10H-----1ACH	1B0H	1B4H	1B8H	1BCH
COM0	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM1	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM2	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM3	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	01H	05H	09H	0DH	11H-----1ADH	1B1H	1B5H	1B9H	1BDH
COM4	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM5	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM6	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM7	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	02H	06H	0AH	0EH	12H-----1AEH	1B2H	1B6H	1BAH	1BEH
COM8	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM9	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM10	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM11	Bit3	Bit3	Bit3s				Bit3	Bit3	Bit3
	03H	07H	0BH	0FH	13H-----1AFH	1B3H	1B7H	1BBH	1BFH
COM12	Bit0	Bit0	Bit0				Bit0	Bit0	Bit0
COM13	Bit1	Bit1	Bit1				Bit1	Bit1	Bit1
COM14	Bit2	Bit2	Bit2				Bit2	Bit2	Bit2
COM15	Bit3	Bit3	Bit3				Bit3	Bit3	Bit3
	SEG0	SEG1	SEG2	SEG3		SEG108	SEG109	SEG110	SEG111

112×16 Selection Mode RAM Mapping Table

Name	Command Code	Function
112×16 Mode	X100-0001-1111-XXXX	Change segment from 96 to 112 and common from 32 to 16
The default value after power ON reset is 96×32 mode, set "Normal" command will change 112×16 mode to 96×32 mode.		

Frame Frequency

HT1660 provides three kinds of frame frequency option by command code; 64Hz, 89Hz and 170Hz respectively. FRAME 64Hz provides 64Hz frame frequency. FRAME 89Hz provides 89Hz frame frequency. FRAME 170Hz provides 170Hz frame frequency.

Name	Command Code	Function
FRAME 170Hz	X100-0001-1000-XXXX	Select 170Hz frame frequency
FRAME 89Hz	X100-0001-1101-XXXX	Select 89Hz frame frequency
FRAME 64Hz	X100-0001-1110-XXXX	Select 64Hz frame frequency

Frame Frequency Selection Command Code

Time Base and Watchdog Timer – WDT

The time base generator and WDT share the same counter which is divided by 256. The $\overline{\text{IRQ}}$ clock can be programmed as 1Hz, 2Hz, ..., 128Hz output. TIMER DIS/EN/CLR, WDT DIS/EN/CLR and $\overline{\text{IRQ}}$ EN/DIS are independent from each other. Once the WDT time-out occurs, the $\overline{\text{IRQ}}$ pin will remain at a logic low level until the CLR WDT or the $\overline{\text{IRQ}}$ DIS command is issued.

If an external clock is selected as the system frequency source, the SYS DIS command turns out invalid and the power down mode fails to be carried out until the external clock source is removed.

Buzzer Tone Output

A simple tone generator is implemented in the HT1660. The tone generator can output a pair of differential driving signals on the BZ and $\overline{BZ}$ which are used to generate a single tone.

By executing the TONE 4K and TONE 2K commands there are two tone frequency outputs selectable that can turn on the tone output. The TONE 4K and TONE 2K commands set the tone frequency to 4kHz and 2kHz, respectively. The tone output can be turned off by invoking the TONE OFF command. The tone outputs, namely BZ and $\overline{BZ}$, are a pair of differential driving outputs used to drive a piezo buzzer. Once the system is disabled or the tone output is inhibited, the BZ and the $\overline{BZ}$ outputs will remain at low level.

Command Format

The HT1660 can be configured by software setting. There are two mode commands to configure the HT1660 resource and to transfer the LCD display data.


The configuration mode of the HT1660 is called command mode, and its command mode ID is 100. The command mode consists of a system configuration

command, a system frequency selection command, an LCD configuration command, a tone frequency selection command, a bias current selection command, a timer/WDT setting command, and an operating command. The data mode, on the other hand, includes READ, WRITE, and READ-MODIFY-WRITE operations.

The following are the data mode ID and the command mode ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive command or the non-successive address data mode, the $\overline{CS}$ pin should be set to "1" and the previous operation mode will also be reset. The $\overline{CS}$ pin returns to "0", so a new operation mode ID should be issued first.



Time Base and WDT Configurations

Name	Command Code	Function
TONE OFF	X100-0000-1000-XXXX	Turn-off tone output
TONE 4K	X100-0001-0000-XXXX	Turn-on tone output, tone frequency is 4kHz
TONE 2K	X100-0001-0001-XXXX	Turn-on tone output, tone frequency is 2kHz

Buzzer Tone Output Command Code

The following are the data mode ID and the command ID:

Operation	Mode	ID
READ	Data	110
WRITE	Data	101
READ-MODIFY-WRITE	Data	101
COMMAND	Command	100

If successive commands have been issued, the command mode ID can be omitted. While the system is operating in the non-successive address data mode, the $\overline{CS}$ pin should be set 1 and the previous operation mode will also be reset. The $\overline{CS}$ pin returns to 0, so a new operation mode ID should be issued first.

Bias Generator

The HT1660 bias voltage belongs to internal resistor type. It provides two kinds of bias option named 1/6 bias and 1/5 bias respectively. It also provides three kinds of bias current option by programming to suitably drive an LCD panel. The three kinds of bias current are large, middle, and small, respectively. Usually, large panel LCD can be excellently displayed by large bias current. Relatively, it consumes large current when LCD ON command is used. Small bias current provides low power consumption during on condition when the LCD is normally displayed. The following are the reference value table.


When the bias current for LCD is more than Large Bias Current setting. It is recommended to add external circuit to increase driving current.

Interfacing

Only six lines are required to interface with the HT1660. The CS line is used to initialize the serial interface circuit and to terminate the communication between the host controller and the HT1660. If the CS pin is set to 1, the

data and command issued between the host controller and the HT1660 are first disabled and then initialized. Before issuing a mode command or mode switching, a high level pulse is required to initialize the serial interface of the HT1660. The DB0~DB3 are the 4-bit parallel data input/output lines. Data to be read or written or commands to be written have to pass through the DB0~DB3 lines. The RD line is the READ clock input. Data in the RAM are clocked out on the falling edge of the RD signal, and the clocked out data will then appear on the DB0~DB3 lines. It is recommended that the host controller read correct data during the interval between the rising edge and the next falling edge of the RD signal. The WR line is the WRITE clock input. The data, address, and command on the DB0~DB3 lines are all clocked into the HT1660 on the rising edge of the WR signal. There is an optional IRQ line to be used as an interface between the host controller and the HT1660. The IRQ pin can be selected as a timer output or a WDT overflow flag output by the S/W setting. The host controller can perform the time base or the WDT function by connecting with the IRQ pin of the HT1660.

Bias	VLCD	Large Bias Current	Middle Bias Current	Small Bias Current
1/5	3V	165μA	70μA	30μA
	5V	270μA	110μA	50μA
1/6	3V	140μA	55μA	25μA
	5V	225μA	90μA	40μA



Internal Resistor Type Bias Generator Configurations

Note: The voltage applied to VLCD pin must be equal to or lower than 7V.
Adjust VR to fit LCD display.



Timing Diagrams

The timing diagram illustrates the I2C interface signals for the 24C02. It shows the relationship between the chip select (CS), write (WR), read (RD), and data bus (DB3-DB0) signals during a single address reading and a successive address reading.

Signals:

- CS:** Chip select signal, active low.
- WR:** Write enable signal, active low.
- RD:** Read enable signal, active low.
- DB3-DB0:** Data bus signals.


(Single address reading)

During a single address reading, the CS signal is active low. The WR signal is active low during the address phase. The RD signal is active low during the data phase. The data bus (DB3-DB0) shows the address (A7-A0) and data (D3-D0) being read.


(Successive address reading)

During a successive address reading, the CS signal is active low. The WR signal is active low during the address phase. The RD signal is active low during the data phase. The data bus (DB3-DB0) shows the address (A7-A0) and data (D3-D0) being read. The data bus (DB3-DB0) shows the address (A7-A0) and data (D3-D0) being read.


WRITE Mode (Command ID Code: 1 0 1)



READ-MODIFY-WRITE Mode (Command ID Code: 1 0 1)




Command Mode (Command ID Code: 1 0 0)



Note: "X" stands for don't care

Application Circuits

Host Controller With an HT1660 Display System



*Note: The connection of $\overline{IRQ}$ and $\overline{RD}$ pin can be selected depending on the MCU.

Adjust VR to fit LCD display

Adjust R (external pull-high resistance) to fit user's time base clock.

It is recommended that the internal equivalent capacitance between SEG and COM of LCD panel should be lower than 10pF. (LCR meter test condition: frequency in 1KHz)

Instruction Set Summary

Name	Command Code	D/C	Function	Def.
READ	X110-XXA9A8-A7A6A5A4-A3A2A1A0-D3D2D1D0	D	Read data from the RAM	
WRITE	X101-XXA9A8-A7A6A5A4-A3A2A1A0-D3D2D1D0	D	Write data to the RAM	
READ-MODIFY-WRITE	X101-XXA9A8-A7A6A5A4-A3A2A1A0-D3D2D1D0	D	Read and Write data to the RAM	
SYS DIS	X100-0000-0000-XXXX-XXXX	C	Turn Off both system oscillator and LCD bias generator	Yes
SYS EN	X100-0000-0001-XXXX-XXXX	C	Turn On system oscillator	
LCD OFF	X100-0000-0010-XXXX-XXXX	C	Turn Off LCD display	Yes
LCD ON	X100-0000-0011-XXXX-XXXX	C	Turn On LCD display	
TIMER DIS	X100-0000-0100-XXXX-XXXX	C	Disable time base output	Yes
WDT DIS	X100-0000-0101-XXXX-XXXX	C	Disable WDT time-out flag output	Yes
TIMER EN	X100-0000-0110-XXXX-XXXX	C	Enable time base output	
WDT EN	X100-0000-0111-XXXX-XXXX	C	Enable WDT time-out flag output	
TONE OFF	X100-0000-1000-XXXX-XXXX	C	Turn Off tone outputs	Yes
CLR TIMER	X100-0000-1101-XXXX-XXXX	C	Clear the contents of the time base generator	
CLR WDT	X100-0000-1111-XXXX-XXXX	C	Clear the contents of the WDT stage	
TONE 4K	X100-0001-0000-XXXX-XXXX	C	Turn on tone output, tone frequency output: 4kHz	
TONE 2K	X100-0001-0001-XXXX-XXXX	C	Turn on tone output, tone frequency output: 2kHz	
IRQ DIS	X100-0001-0010-XXXX-XXXX	C	Disable $\overline{\text{IRQ}}$ output	Yes
IRQ EN	X100-0001-0011-XXXX-XXXX	C	Enable $\overline{\text{IRQ}}$ output	
RC 32K	X100-0001-0100-XXXX-XXXX	C	System clock source, on-chip RC oscillator	Yes
EXT (X'TAL)	X100-0001-0101-XXXX-XXXX	C	System clock source, external 32kHz clock source or crystal oscillator 32.768kHz	
LARGE BIAS	X100-0001-0110-XXXX-XXXX	C	Large bias current option	Yes
MIDDLE BIAS	X100-0001-0111-XXXX-XXXX	C	Middle bias current option	
SMALL BIAS	X100-0001-1000-XXXX-XXXX	C	Small bias current option	
BIAS 1/6	X100-0001-1010-XXXX-XXXX	C	LCD 1/6 bias option	Yes
BIAS 1/5	X100-0001-1001-XXXX-XXXX	C	LCD 1/5 bias option	
FRAME 170Hz	X100-0001-1100-XXXX-XXXX	C	Selects 170Hz frame frequency	
FRAME 89Hz	X100-0001-1101-XXXX-XXXX	C	Selects 89Hz frame frequency	
FRAME 64Hz	X100-0001-1110-XXXX-XXXX	C	Selects 64Hz frame frequency	Yes
Select 112×16	X100-0001-1111-XXXX-XXXX	C	This command will change segment from 96 to 112 and common from 32 to 16	
F1	X100-1010-0000-XXXX-XXXX	C	Time base clock output: 1Hz The WDT time-out flag after: 4s	
F2	X100-1010-0001-XXXX-XXXX	C	Time base clock output: 2Hz The WDT time-out flag after: 2s	
F4	X100-1010-0010-XXXX-XXXX	C	Time base clock output: 4Hz The WDT time-out flag after: 1s	

Name	Command Code	D/C	Function	Def.
F8	X100-1010-0011-XXXX-XXXX	C	Time base clock output: 8Hz The WDT time-out flag after: 1/2s	
F16	X100-1010-0100-XXXX-XXXX	C	Time base clock output: 16Hz The WDT time-out flag after: 1/4s	
F32	X100-1010-0101-XXXX-XXXX	C	Time base clock output: 32Hz The WDT time-out flag after: 1/8s	
F64	X100-1010-0110-XXXX-XXXX	C	Time base clock output: 96Hz The time-out flag after: 1/16s	
F128	X100-1010-0111-XXXX-XXXX	C	Time base clock output: 128Hz The WDT time-out flag after: 1/32s	Yes
TEST	X100-1111-1111-XXXX-XXXX	C	Test mode, user don't use.	
NORMAL	X100-1111-1110-XXXX-XXXX	C	Normal mode, 96×32 mode will be set	Yes

Note: "X" stands for don't care

A9~A0: RAM address

D3~D0: RAM data


D/C: Data/Command mode

Def.: Power-on reset default

All the bold forms, namely **1 1 0**, **1 0 1**, and **1 0 0**, are mode commands. Of these, **1 0 0** indicates the command mode ID. If successive commands have been issued, the command mode ID except for the first command will be omitted. The tone frequency source and the time base/WDT clock frequency source can be derived from an on-chip 32kHz RC oscillator, a 32.768kHz crystal oscillator, or an external 32kHz clock. Calculation of the frequency is based on the system frequency sources as stated above. It is recommended that the host controller should initialize the HT1660 after power-on reset, otherwise, power on reset may fail, which in turn leads to the malfunctioning of the HT1660.

Package Information

208-pin QFP (28mm×28mm) Outline Dimensions



Symbol	Dimensions in inch		
	Min.	Nom.	Max.
A	1.220	—	1.236
B	1.098	—	1.106
C	1.220	—	1.236
D	1.098	—	1.106
E	—	0.020	—
F	—	0.008	—
G	0.098	—	0.122
H	—	—	0.134
I	—	0.004	—
J	0.014	—	0.026
K	0.004	—	0.008
α	0°	—	7°

Symbol	Dimensions in mm		
	Min.	Nom.	Max.
A	31.00	—	31.40
B	27.90	—	28.10
C	31.00	—	31.40
D	27.90	—	28.10
E	—	0.50	—
F	—	0.20	—
G	3.10	—	3.40
H	—	—	3.70
I	—	0.10	—
J	0.35	—	0.65
K	0.10	—	0.20
α	0°	—	7°

Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999

Fax: 886-3-563-1189

<http://www.holtek.com.tw>

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070

Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057

Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880

Fax: 1-510-252-9885

<http://www.holtek.com>

Copyright © 2010 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at <http://www.holtek.com.tw>.