



Mosaic
Semiconductor
Inc.

1M x 32 DRAM

MD321000FKX-80/10/12

Issue 1.0 July 1990


ADVANCE PRODUCT INFORMATION

1,048,576 x 32 CMOS High Speed Dynamic RAM

Features

- Row Access Times of 80/100/120 ns
- Onboard Address Latching
- Onboard Address Multiplexing
- Byte Write Facility
- CAS Before RAS Refresh
- RAS Only Refresh
- Directly TTL Compatible
- MemConfig Option for Transputer Applications
- 1024 Cycle Refresh in 16 ms (max)

Block Diagram




Pin Definition

| | | | |
|-----------------|----|----|-----------------|
| GND | 1 | 48 | V _{cc} |
| CAS | 2 | 47 | RAS |
| AD0 | 3 | 46 | AD31 |
| AD1 | 4 | 45 | AD30 |
| AD2 | 5 | 44 | AD29 |
| AD3 | 6 | 43 | AD28 |
| AD4 | 7 | 42 | AD27 |
| AD5 | 8 | 41 | AD26 |
| AD6 | 9 | 40 | AD25 |
| AD7 | 10 | 39 | AD24 |
| MemWrB0 | 11 | 38 | MemWrB3 |
| GND | 12 | 37 | GND |
| MemConfig | 13 | 36 | OE |
| AMUX | 14 | 35 | ALE |
| MemWrB1 | 15 | 34 | MemWrB2 |
| AD8 | 16 | 33 | AD23 |
| AD9 | 17 | 32 | AD22 |
| AD10 | 18 | 31 | AD21 |
| AD11 | 19 | 30 | AD20 |
| AD12 | 20 | 29 | AD19 |
| AD13 | 21 | 28 | AD18 |
| AD14 | 22 | 27 | AD17 |
| AD15 | 23 | 26 | AD16 |
| V _{cc} | 24 | 25 | GND |

Pin Functions

- AD0-AD31 Address/Data I/O
- CAS Column Address Strobe
- RAS Row Address Strobe
- MemWrB0-3 Byte Write
- OE Output Enable
- AMUX Address Multiplex
- ALE Address Latch Enable
- MemConfig Configure Memory
- V_{cc} Power (+5V)
- GND Ground

Package Details Dimensions in mm (inches).



Absolute Maximum Ratings ⁽¹⁾

| | | |
|------------------------------|-----------------------|----|
| Voltage Range on any pin | -1 to $V_{CC}^{+0.3}$ | V |
| Voltage Range on V_{CC} | 0 to 7 | V |
| Short Circuit Output Current | 50 | mA |
| Power Dissipation | 8 | W |
| Storage Temperature | -65 to +150 | °C |

Notes : (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

| | | <i>min</i> | <i>typ</i> | <i>max</i> | |
|-----------------------|----------|------------|------------|-----------------|-----------------|
| Supply Voltage | V_{CC} | 4.5 | 5.0 | 5.5 | V |
| Input High Voltage | V_{IH} | 2.4 | - | $V_{CC}^{+0.3}$ | V |
| Input Low Voltage | V_{IL} | -1 | - | 0.8 | V |
| Output High Voltage | V_{OH} | 2.4 | - | $V_{CC}^{+0.3}$ | V |
| Output Low Voltage | V_{OL} | -1 | - | 0.8 | V |
| Operating Temperature | T_A | 0 | - | 70 | °C |
| | T_{Al} | -40 | - | 85 | °C (321000FKXI) |

DC Electrical Characteristics ($V_{CC}=5V\pm 10\%$, $T_A=0^\circ\text{C}$ to $+70^\circ\text{C}$)

| Parameter | Symbol | Test Condition | -80 | | -10 | | -12 | | Unit |
|---|-----------|----------------|------------|------------|------------|------------|------------|------------|---------------|
| | | | <i>min</i> | <i>max</i> | <i>min</i> | <i>max</i> | <i>min</i> | <i>max</i> | |
| Input Leakage Current | | | | | | | | | |
| CAS, RAS, MemWrB0-3, $\overline{\text{OE}}$ | I_{IL1} | | -80 | +80 | -80 | +80 | -80 | +80 | μA |
| AD2 - AD19 | I_{L2} | | -600 | +20 | -600 | +20 | -600 | +20 | μA |
| $\overline{\text{ALE}}$ | I_{L3} | | -1200 | +40 | -1200 | +40 | -1200 | +40 | μA |
| AMUX | I_{L4} | | -1800 | +60 | -1800 | +60 | -1800 | +60 | μA |
| I/O Leakage Current | I_{LVO} | | -80 | +80 | -80 | +80 | -80 | +80 | μA |
| Read/Write Cycle Current | I_{CC1} | | - | 805 | - | 725 | - | 645 | mA |
| Standby Current | I_{CC2} | $V_{IH}=5.5V$ | - | 110 | - | 110 | - | 110 | mA |
| Average Refresh Current | I_{CC3} | | - | 805 | - | 725 | - | 645 | mA |

Capacitance ($V_{CC}=5V\pm 10\%$, $T_A=25^\circ\text{C}$)

| Parameter | Symbol | Test Condition | <i>typ</i> | <i>max</i> | Unit |
|-----------------|----------------------------------|----------------|------------|------------|------|
| I/P Capacitance | CAS, RAS, $\overline{\text{OE}}$ | $V_{IN1} = 0V$ | - | 56 | pF |
| | MemWrB0-3 | $V_{IN2} = 0V$ | - | 14 | pF |
| | $\overline{\text{ALE}}$ | $V_{IN3} = 0V$ | - | 10 | pF |
| | AMUX | $V_{IN4} = 0V$ | - | 15 | pF |
| I/O Capacitance | AD0 - AD31 | $V_{IO} = 0V$ | - | 17 | pF |

AC Test Conditions

- * Input pulse levels: Gnd to 3.0V
- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * Output load: 1 TTL gate + 100pF
- * $V_{CC}=5V\pm 10\%$

Electrical Characteristics & Recommended AC Operating Conditions

| Parameter | Symbol | -80 | | -10 | | -12 | | Unit | Notes |
|---|------------|-----|-------|-----|-------|-----|-------|------|-------|
| | | min | max | min | max | min | max | | |
| Read Cycle Time | t_{RC} | 160 | - | 190 | - | 220 | - | ns | 2 |
| Transition Time | t_T | 3 | 50 | 3 | 50 | 3 | 50 | ns | |
| Non-static Column Decode Mode | | | | | | | | | |
| Pulse Duration, \overline{RAS} Low | t_{RAS} | 80 | 10000 | 100 | 10000 | 120 | 10000 | ns | |
| Delay Time, \overline{RAS} Low to \overline{CAS} Low | t_{RCD} | 22 | 55 | 25 | 75 | 25 | 90 | ns | 8,10 |
| Delay Time, \overline{CAS} Low to \overline{RAS} High | t_{RSH} | 25 | - | 25 | - | 25 | - | ns | 8 |
| Pulse Duration, \overline{RAS} High (Precharge) | t_{RP} | 70 | - | 80 | - | 90 | - | ns | |
| Delay Time, \overline{RAS} Low to \overline{CAS} High | t_{CSH} | 80 | - | 100 | - | 120 | - | ns | |
| Delay Time, \overline{CAS} High to \overline{RAS} Low | t_{CRP} | 10 | - | 10 | - | 10 | - | ns | |
| Pulse Duration, \overline{CAS} Low | t_{CAS} | 25 | 10000 | 25 | 10000 | 30 | 10000 | ns | |
| Column Address Setup Time Before \overline{CAS} Low | | | | | | | | | |
| Pulse Duration, \overline{CAS} High | t_{ASC} | 20 | - | 20 | - | 20 | - | ns | |
| Row Address Hold Time After \overline{RAS} Low | t_{CP} | 10 | - | 10 | - | 10 | - | ns | |
| Row Address Setup Time Before \overline{RAS} Low | t_{RAH} | 12 | - | 15 | - | 15 | - | ns | |
| Delay Time, Column Address to \overline{RAS} High | t_{ASR} | 10 | - | 10 | - | 10 | - | ns | |
| Column Address Hold Time After \overline{RAS} Low | t_{RAL} | 60 | - | 65 | - | 75 | - | ns | |
| Read Hold Time After \overline{RAS} High | t_{AR} | 75 | - | 85 | - | 110 | - | ns | 7 |
| Read Setup Time Before \overline{CAS} Low | t_{RRH} | 10 | - | 10 | - | 10 | - | ns | |
| Column Address Hold Time After \overline{CAS} Low | t_{RCS} | 0 | - | 0 | - | 0 | - | ns | |
| Read Hold Time After \overline{CAS} High | t_{CAH} | 15 | - | 20 | - | 25 | - | ns | |
| Access Time From \overline{CAS} Low | t_{RCH} | 0 | - | 0 | - | 0 | - | ns | |
| Output Disable Time After \overline{CAS} High | t_{CAC} | - | 25 | - | 25 | - | 30 | ns | |
| Access Time From \overline{RAS} Low | t_{OFF} | 0 | 20 | 0 | 25 | 0 | 30 | ns | 1 |
| Access Time From \overline{OE} Low | t_{RAC} | - | 80 | - | 100 | - | 120 | ns | |
| Output Disable Time After \overline{OE} High | t_{GAC} | - | 25 | - | 25 | - | 30 | ns | |
| Write Cycle Time | t_{GOFF} | 0 | 20 | 0 | 25 | 0 | 30 | ns | 1 |
| Write Pulse Duration | t_{WC} | 160 | - | 190 | - | 220 | - | ns | |
| Write Hold Time After \overline{RAS} Low | t_{WP} | 15 | - | 20 | - | 25 | - | ns | |
| MemWr Low Setup Time Before \overline{CAS} High | t_{WCR} | 70 | - | 85 | - | 110 | - | ns | 6 & 7 |
| MemWr Low Setup Time Before \overline{CAS} Low | t_{CWL} | 25 | - | 25 | - | 30 | - | ns | |
| Write Hold Time After \overline{CAS} Low | t_{WCS} | 0 | - | 0 | - | 0 | - | ns | 6 |
| MemWr Low Setup Time Before \overline{RAS} High | t_{WCH} | 15 | - | 20 | - | 25 | - | ns | |
| Data Setup Time Before \overline{CAS} Low | t_{RWL} | 25 | - | 25 | - | 30 | - | ns | |
| Data Hold Time After \overline{CAS} Low | t_{DSC} | 0 | - | 0 | - | 0 | - | ns | 5 |
| Data Hold Time After \overline{RAS} Low | t_{DHC} | 15 | - | 20 | - | 25 | - | ns | 5 |
| Data Setup Time Before MemWr Low | t_{DHR} | 75 | - | 90 | - | 120 | - | ns | 7 |
| Data Hold Time After MemWr Low | t_{DSW} | 0 | - | 0 | - | 0 | - | ns | 5 |
| Delay Time, \overline{OE} High Before Data valid | t_{DHW} | 15 | - | 20 | - | 25 | - | ns | 5 |
| Delay Time \overline{RAS} high to \overline{CAS} low | t_{GDD} | 25 | - | 25 | - | 30 | - | ns | |
| Delay Time \overline{CAS} low to \overline{RAS} low | t_{RPC} | 10 | - | 10 | - | 10 | - | ns | 3 |
| Delay Time \overline{RAS} low to \overline{CAS} high | t_{CSR} | 10 | - | 10 | - | 10 | - | ns | 3 |
| Delay Time Address valid to ALE low | t_{CHR} | 20 | - | 20 | - | 25 | - | ns | 3 |
| Delay Time ALE low to Address not valid | t_{LAL} | 10 | - | 10 | - | 10 | - | ns | |
| Delay Time ALE high to Address valid | t_{LHL} | 13 | - | 13 | - | 13 | - | ns | |
| ALE Pulse Duration, High | t_{LHH} | 13 | - | 13 | - | 13 | - | ns | |
| Address Latch Setup Time | t_{LP} | 4 | - | 4 | - | 4 | - | ns | |
| | t_{LRS} | 13 | - | 13 | - | 13 | - | ns | |

Notes :

- t_{OFF} and t_{GOFF} are specified when the output is no longer driven.
- All cycle times assume $t_T=5ns$.
- \overline{CAS} before \overline{RAS} refresh only.
- Later of \overline{CAS} or MemWr in write operation.
- Early write operation only.
- The minimum value is measured when t_{RAD} is set to t_{RAD} min as a reference.
- Read cycle only.
- Write cycle only.
- Maximum value specified only to guarantee access time.

DESCRIPTION

The MD321000FKX is a high speed 33,554,432 bit Dynamic Random Access Memory organised as 1,048,576 words of 32 bits each. Although designed primarily for use with Transputers, it can be used with any system which supports Dynamic Memory and a 32 bit Multiplexed Address / Data Bus. Information on interfacing this part with both Transputers and other systems is given below.

TRANSPUTER OPERATION

Four different Memory Configuration options are provided via the MemConfig pin. This pin is connected, at the manufacturing stage, to one of the Address / Data pins AD4, AD5, AD6, AD7, the particular option specified by the customer when ordering. This allows for a wide range of memory speed and Transputer speed configurations to be used, depending on the application, as shown in the table below.

| MEMORY SPEED (ns) | TRANSPUTER SPEED MHz | | | | | | | | | | | |
|-------------------|----------------------|---|---|---|---------|---|---|---|---------|---|---|---|
| | 20 | | | | 25 | | | | 30 | | | |
| | AD LINK | | | | AD LINK | | | | AD LINK | | | |
| | 4 | 5 | 6 | 7 | 4 | 5 | 6 | 7 | 4 | 5 | 6 | 7 |
| 80 | ● | ● | ● | ● | ● | ● | ● | ● | | | | ● |
| 100 | ● | ● | ● | ● | | | | ● | | | | ● |
| 120 | | | | ● | | | | ● | | | | ● |

● Indicates allowable combination.

Connections to the Transputer are as follows :

| <i>Transputer Pin</i> | <i>MD321000 Pin</i> |
|-----------------------|-------------------------------|
| MemnotWrD0 | AD0 |
| MemnotRfD1 | AD1 |
| MemAD2-MemAD31 | AD2-AD31 |
| notMemS0 | $\overline{\text{ALE}}$ |
| notMemS1 | $\overline{\text{RAS}}$ |
| notMemS2 | $\overline{\text{AMUX}}$ |
| notMemS3 | $\overline{\text{CAS}}$ |
| MemConfig | MemConfig |
| notMemRd | $\overline{\text{OE}}$ |
| notMemWrB0-3 | $\overline{\text{MemWrB0-3}}$ |

GENERAL OPERATION

The MD321000 is a 1M x 32 bit Dynamic Memory with a multiplexed Address / Data bus. This device has on board address latches and address multiplexing, which reduces the complexity of external circuitry. This data sheet describes the use of this memory in normal READ and WRITE modes and EARLY WRITE mode, as well as two types of REFRESH.

Address AD2 - AD21

20 Address bits are required to decode 1 of 1M locations. This 20 bit address is converted by the on board circuitry to two 10 bit addresses for use by the 1M x 4 DRAMS used, and strobed into the DRAMS by using the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ control inputs.

MemWrB0 - MemWrB3

The READ or WRITE mode is selected by these inputs, a separate input provided for each byte, the least significant byte controlled by MemWrB0. A logic high on these inputs selects the READ mode and a logic low selects the WRITE mode. The data input is disabled when READ mode is selected. When MemWrB0 - 3 go low prior to $\overline{\text{CAS}}$ (early write), data out will remain in the high impedance state for the entire cycle, permitting a WRITE operation with $\overline{\text{OE}}$ grounded.

Data IN AD0 - AD31

Data is written during a WRITE or EARLY WRITE cycle. In an EARLY WRITE cycle, MemWrB0-3 are brought low before $\overline{\text{CAS}}$ and the data is strobed by $\overline{\text{CAS}}$. In a WRITE cycle, $\overline{\text{CAS}}$ is already low so the data is strobed in by MemWrB0-3; note that $\overline{\text{OE}}$ must be high to put the output buffers into a high impedance state before placing data onto AD0 - AD31.


See diagrams showing WRITE and EARLY WRITE-waveforms for detailed timing.

Data OUT AD0 - AD31


The three state output buffer is in the high impedance state until both $\overline{\text{CAS}}$ and $\overline{\text{RAS}}$ are brought low. In a READ cycle the output becomes valid after the access time interval t_{CAC} and remains valid while $\overline{\text{CAS}}$ and $\overline{\text{OE}}$ are low. Either $\overline{\text{CAS}}$ or $\overline{\text{OE}}$ going high returns it to the high impedance state.

See diagram showing READ waveform for detailed timing.


Write Cycle Timing Waveform




Early Write Cycle Timing Waveform



Refresh RAS Only




Refresh CAS Before RAS



Ordering Information

MD321000FKXI-12 /AD4



The policy of the company is one of continuous development and while the information presented in this data sheet is believed to be accurate, no liability is assumed for any data contained within. The company reserves the right to make changes without notice at any time.

© 1988 This design is the property of Mosaic Semiconductor, Inc.



Mosaic
Semiconductor
Inc.

7420 Carroll Road
San Diego, CA 92121
Tel: (619) 271 4585
FAX: (619) 271 6058