

2048-Bit Serial Electrically Erasable PROM with 2V Read Capability


FEATURES

- State-of-the-Art Architecture
 - Nonvolatile data storage
 - Single supply 5V operation
 - Fully TTL compatible inputs and outputs
 - Auto Increment for efficient data dump
 - 1MHz operation
- Hardware and Software Write Protection
 - Defaults to write-disabled state at power up
 - Software instructions for write-enable/disable
 - Vcc lockout inadvertent write protection
- **■** Low Power Consumption
 - 1mA active (typical)
 - 1μA standby (typical)
- Low Voltage Read Operations
 - Reliable read operations down to 2.0 volts
- Advanced Low Voltage CMOS E²PROM Technology
- Versatile, Easy-to-Use Interface
 - Self-timed programming cycle
 - Automatic erase-before-write
 - Programming Status Indicator
 - Word and chip erasable
 - Stop SK anytime for power savings
- Durable and Reliable
 - 10-year data retention after 100K write cycles
 - Minimum of 100,000 write cycles per word
 - Unlimited read cycles
 - ESD protection


OVERVIEW

The XL35LC102 is a low cost 2048-bit, nonvolatile, serial E²PROM. It is fabricated using EXEL's advanced CMOS E²PROM technology. The XL35LC102 provides efficient nonvolatile read/write memory arranged as 128 registers of 16 bits each. Seven 11-bit instructions control the operation of the device, which include read, write, and mode enable functions. The data output pin (DO) indicates the status of the device during the self-timed nonvolatile programming cycle.

PIN CONFIGURATIONS








PIN NAMES

cs	Chip Select
SK	Serial Data Clock
DI	Serial Data Input
DO	Serial Data Output
GND	Ground
Vcc	Power Supply
NC	Not Connected



BLOCK DIAGRAM



The self-timed write cycle includes an automatic erase-before-write capability. To protect against inadvertent writes, the WRITE instruction is accepted only while the chip is in the write enabled state. Data is written in 16 bits per write instruction into the selected register. If Chip Select (CS) is brought HIGH after initiation of the write cycle, the Data Output (DO) pin will indicate the READY/BUSY status of the chip.

APPLICATIONS

The XL35LC102 is ideal for high volume applications requiring low power and low density storage. This device uses a low cost, space saving 8-pin package. Candidate applications include robotics, alarm devices, electronic locks, meters and instrumentation settings.

ENDURANCE AND DATA RETENTION

The XL35LC102 is designed for applications requiring up to 100,000 write cycles per bit. It provides 10 years of secure data retention without power after the execution of 100,000 write cycles for each location.

DEVICE OPERATION

The XL35LC102 is controlled by seven 11-bit instructions. Instructions are clocked in (serially) on the DI pin. Each instruction begins with a logical "1" (the start bit). This is followed by the opcode (2 bits), the address field (7 bits), and data, if appropriate. The clock signal (SK) may be halted at any time and the XL35LC102 will remain in its last state. This allows full static flexibility and maximum power conservation.

Read (READ)

The READ instruction is the only instruction that results in serial data on the DO pin. After the read instruction and address have been decoded, data is transferred from the selected memory register into a 16-bit serial shift register. (Please note that one logical "0" bit precedes the actual 16-bit output data string.) The output on DO changes during the low-to-high transitions of SK. (See Figure 3.)

Low Voltage Read

The XL35LC102 has been designed to ensure that data read operations are reliable in low voltage environments. The XL35LC102 is guaranteed to provide accurate data during read operations with V_{CC} as low as 2.0V. (Note: When V_{CC} falls as low as 2.0V, the maximum clock frequency is reduced to 250kHz.)

Auto Increment Read Operations

In the interest of memory transfer operation applications, the XL35LC102 has been designed to output a continuous stream of memory content in response to a single read operation instruction. To utilize this function, the system asserts a read instruction specifying a start location address. Once the 16 bits of the addressed word have been clocked out, the data in consecutively higher address locations is output. The address will wrap around with CS HIGH until either the end of the array is reached or until the Chip Select control pin is brought LOW. This allows for single instruction data dumps to be executed with a minimum of firmware overhead.

Write Enable (WEN)

The write enable (WEN) instruction must be executed before any device programming can be done. When Vcc is applied, this device powers up in the write disabled state. The device then remains in a write disabled state until a WEN instruction is executed. Thereafter the device

remains enabled until a WDS instruction is executed or until Vcc is removed. (NOTE: Neither the WEN nor the WDS instruction has any effect on the READ instruction.) (See Figure 4.)

Write (WRITE)

The WRITE instruction includes 16 bits of data to be written into the specified register. After the last data bit has been applied to DI, and before the next rising edge of SK, CS must be brought LOW. The falling edge of CS initiates the self-timed programming cycle.

After a minimum wait of 250ns from the falling edge of CS (tcs), if CS is brought HIGH, DO will indicate the READY/BUSY status of the chip: logical "0" means programming is still in progress; logical "1" means the selected register has been written, and the part is ready for another instruction. (See Figure 5.) (NOTE: The combination of CS HIGH, DI HIGH and the rising edge of the SK clock, resets the READY/BUSY flag. Therefore, it is important if you want to access the READY/BUSY flag, not to reset it through this combination of control signals.) Before a WRITE instruction can be executed, the device must be write enabled (see WEN).

Write All (WRALL)

The write all (WRALL) instruction programs all registers with the data pattern specified in the instruction.

As with the WRITE instruction, if CS is brought HIGH after a minimum wait of 250ns (tcs), the DO pin indicates the READY/BUSY status of the chip. (See Figure 6.)

Write Disable (WDS)

The write disable (WDS) instruction disables all programming capabilities. This protects the entire memory array against accidental modification of data until a WEN instruction is executed. (When Vcc is applied, this part powers up in the write disabled state.) To protect data, a WDS instruction should be executed upon completion of each programming operation. (NOTE: Neither the WEN nor the WDS instruction has any effect on the READ instruction.) (See Figure 7.)

Erase Register

After the erase instruction is entered, CS must be brought LOW. The falling edge of CS initiates the self-timed internal programming cycle. Bringing CS HIGH after a minimum of tcs, will cause DO to indicate the READY/BUSY status of the chip: a logical "0" indicates programming is still in progress; a logical "1" indicates the erase cycle is complete and the part is ready for another instruction. (See Figure 8.)

Erase All (ERAL)

Full chip erase is provided for ease of programming. Erasing the entire chip involves setting all bits in the entire memory array to a logical "1." (See Figure 9.)

Vcc Lockout - Inadvertent Write Protection

To ensure against inadvertent write operations, the XL35LC102 has been equipped with an interval Vcc sensor circuit which inhibits data alteration when the supply voltage (Vcc) falls below Vw. If the applied Vcc is below 3.75V, the XL35LC102 is inhibited from executing write operations thereby protecting the nonvolatile data from inadvertent write operations.

INSTRUCTION SET

Instruction	Start Bit	OP Code	Address	Input Data	
READ	1	10	(A6-A ₀)		
WEN (Write Enable)	1	00	11XXXXX		
WRITE	1	01	(A6-A0)	D15-D0	
WRALL (Write All Registers)	1	00	01XXXXX	D15-D0	
WDS (Write Disable)	1	00	00XXXXX		
ERASE	1	11	(A6-A0)		
ERAL (Erase All Registers)	1	00	10XXXXX		



ABSOLUTE MAXIMUM RATINGS

Temperature under bias:	S35LC102	0°C to +70°C
	E35LC102	40°C to +85°C
Storage Temperature		65°C to +125°C
	Ground	

NOTE: These are STRESS ratings only. Appropriate conditions for operating these devices are given elsewhere in this specification. Stresses beyond those listed here may permanently damage the part. Prolonged exposure to maximum ratings may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $T_A = 0$ °C to +70°C or -40°C to +85°C for E35LC102, $V_{CC} = 5V \pm 10\%$

	Parameter		S35LC	S35LC102		E35LC102	
Symbol		Conditions	Min	Max	Min	Max	Units
lcc1	Operating Current CMOS Input Levels	CS = Vcc, SK = 1MHz		2		2	mA
lcc2	Operating Current	CS = VIH, SK = 1MHz		5		5	mA
lsв	Standby Current	CS = DI = SK =0V		2		2	μА
lu	Input Leakage	Vin = 0V to Vcc, CS, SK, DI	-1	1	-1	1	μА
ILO	Output Leakage	VOUT = 0V to Vcc, CS = 0V	-1	1	-1	1	μА
VIL	Input Low Voltage		-0.1	0.8	-0.1	0.8	٧
ViH	Input High Voltage	_	2	Vcc	2	Vcc	V
VOL1	Output Low Voltage	lot = 2.1mA TTL		0.4		0.4	٧
VoH1	Output High Voltage	IOH ≃ -400μA TTL	2.4		2.4		V
Vol2	Output Low Voltage	IOL = 10µA CMOS		0.2		0.2	V
VOH2	Output High Voltage	ioн = -10µA CMOS	Vcc-0.2		Vcc-0.2		V
Vwi	Write Inhibit Threshold		3.75	4.0	3.75	4.0	٧

AC ELECTRICAL CHARACTERISTICS

 $T_A = 0$ °C to +70°C or -40°C to +85°C for E35LC102, $V_{CC} = 5V \pm 10\%$

			S35LC102		E35LC102		T
Symbol	Parameter	Conditions	Min	Мах	Min	Max	Units
fsk	SK Clock Frequency		0	1	0	1	MHz
tskH	SK High Time		250		250		ns
tsĸL	SK Low Time		250		250		пѕ
tcs	Minimum CS Low Time		250		250	1	ns
tcss	CS Setup Time	Relative to SK	50		50		ns
tois	DI Setup Time	Relative to SK	100		100		ns
tcsH	CS Hold Time	Relative to SK L	0		0		ns
t DIH	DI Hold Time	Relative to SK	100		100		ns
(PD1	Output Delay to "1"	AC Test		500		500	ns
tPD0	Output Delay to "0"	AC Test		500		500	ns
tsv	CS to Status Valid	AC Test CL = 100pF		500		500	ns
tor	CS to DO in 3-state	CS = Low to DO = Hi-Z		100		100	ns
twp	Write Cycle Time	CS = Low to DO = Ready		10		10	ms





CAPACITANCE

TA = 25°C, f = 250KHz


Symbol	Parameter	Max	Units	
Cout	Output Capacitance	5	pF	
Cin	Input Capacitance	5	pF	


SERIAL 2 P DCTS











SERIAI
2
P DCTS

