## AS8506

## Battery Cell Monitor and Balancer IC

## General Description

The AS8506 is a battery management IC dedicated to support cell voltage measurement, monitoring, cell balancing and temperature measurement functions in Li-lon battery stacks for electric/hybrid electric vehicles or in other industrial/consumer/PV battery applications.

There are two device versions available:

- The AS8506 is AEC - Q100 automotive qualified.
- The AS8506C is for industrial and other applications.

Ambient temperature range for both products is from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

It features cell voltage diagnosis with externally adjustable upper and lower cell voltage limits, fast cell voltage capture on request through 12-bit SAR ADC, passive cell balancing by simultaneous comparison of actual cell voltages with a reference cell voltage and temperature measurement on two external NTC sensors through 12-bit ADC.
Cells that are above reference will sequentially be discharged through integrated switches and one external resistor.

There is also an active balancing option through factory setting to sequentially charge cells which are below reference from an external DC-DC Flyback converter and an integrated low side driver.
The device can be used flexibly for battery stacks up to 7 cells with a minimum stack voltage of 6 V and a maximum stack voltage of 32 V .

It can be chained to support battery packs of virtually any number of cells in synchronized mode through chained clock and trigger signal.
The status of the battery stack is communicated to outside world through OR'd voltage_ok signal and balance ready signal.
For further understanding in regards to the contents of the datasheet, please refer to the Reference Guide located at the end of the document.

## Key Benefits \& Features

The benefits and features of AS8506, Battery Cell Monitor and Balancer IC are listed below:

Figure 1:
Added Value of using AS8506

| Benefits | Features |
| :--- | :--- |
| Reduce filter / synchronization effort. Acquired data <br> have same time stamp to inherently generate <br> accurate comparison results independent from load <br> transients. | Simultaneous cell voltage capture for safe operating <br> area (SOA) monitoring and balancing. |
| Strongly reduces data communication and data <br> processing and thereby improves EMC robustness. | Autonomous balancing and SOA monitoring. |
| To compensate accumulative charge differences <br> only. This mitigates cases of occasional wrong <br> balance decisions due to flat OCV characteristic or <br> mismatch in cell temperature | Autonomous passive balancing in the 100 mA range |
| Intrinsic inter module balancing through charge <br> redistribution, efficiency improvement in case of <br> leakage path due to defect induced leakage in <br> particular cells. | Option for active charge balancing with very few <br> external components. |
| For OCV capture, cell impedance calculation, <br> diagnosis | Absolute cell voltage read out, read out of two <br> temperature sensors. |
| Small form factor, low BOM | 40-pin MLF (6x6) package, very low number of external <br> components. |

## Applications

The applications of AS8506 include:

- The AS8506 is ideal for simultaneous cell monitoring and cell balancing in stacked energy storage systems. Current levels in the 100 mA range enables to compensate accumulative SOC mismatch over the entire cell pack.
- Typical applications are
- Li-lon batteries up to 200 cells for electric vehicles,
- Energy storage systems to buffer energy from PV panels or for emergency power supplies,
- Battery management for e-scooters and e-bikes,
- Li-lon or ultra capacitor based board net battery management systems in the $12 \mathrm{~V} / 48 \mathrm{~V}$ domain, for handheld applications like power tools, laptops and in general all Li-Ion battery powered systems.


## Block Diagram

The functional blocks of this device for reference are shown below:

Figure 2:
AS8506 Block Diagram


## Pin Assignment

Figure 3:
Pin Diagram of AS8506


Figure 4:
Pin Description

| Pin Number | Pin Name | Pin Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | TSECH | Analog input / output | Flyback converter transformer secondary high side |
| 2 | TSECL |  | Flyback converter transformer secondary low side |
| 3 | VCELL7 |  | Battery cell 7 high level pin |
| 4 | VCELL6 |  | Battery cell 6 high level pin |
| 5 | VCELL5 |  | Battery cell 5 high level pin |
| 6 | VCELL4 |  | Battery cell 4 high level pin |
| 7 | VCELL3 |  | Battery cell 3 high level pin |
| 8 | VCELL2 |  | Battery cell 2 high level pin |
| 9 | VCELL1 |  | Battery cell 1 high level pin |
| 10 | C-GND | Power supply input | Battery cell 1 low level pin |
| 11 | NC |  | Not connected |
| 12 | VREF_IN | Analog input / output | Cell voltage reference value (cell target voltage of battery) |
| 13 | GND | Power supply input | Ground to the IC |
| 14 | TRIG_IN | Digital input | This pin triggers the cell balancing in the device. Short pulse is for receiving status and continuous 'High' for cell balancing. It also acts as a data line during 3 -wire communication. |
| 15 | CLK_IN |  | Clock input pin in the Slave device. This pin also acts as a clock during 3 -wire communication. Scan clock in scan mode. |
| 16 | CVT_NOK_OUT | Digital output | This pin alerts when the cell voltage or the device/cell temperature is not within limits. During 3 -wire communication, the CRC error is indicated on this pin. The internal device cell voltage or temperature status is ORed with CVT_NOK_IN on this pin. |
| 17 | BD_OUT |  | The 'device internal balance done' and 'balance done from above device' are ANDed on this pin. This pin in Master device indicates the complete system balance done. During address allocation process, this pin will be 'High' if BD_IN is 'High'. |
| 18 | FD_OUT |  | Flyback converter gate/opto coupler drive (pad is push-pull type) can drive up to 12 mA . |


| Pin Number | Pin Name | Pin Type | Description |
| :---: | :---: | :---: | :---: |
| 19 | WAKE_IN | Digital input with pull-up | The wake pulse on this pin brings the IC into NORMAL mode. This pin has a pull-up resistor to the internal regulator. Should be driven with an open drain or external NMOS. |
| 20 | NC_T | Analog input / output | Not connected. Only used in Test mode. |
| 21 | SDO | Digital output | SPI data out |
| 22 | SDI | Digital input | SPI data in |
| 23 | SCLK |  | SPI clock |
| 24 | CS | Digital input with pull-up | SPI chip select |
| 25 | CELL_THU | Analog input / output | Cell voltage upper threshold |
| 26 | CELL_THL |  | Cell voltage lower threshold |
| 27 | TEMP_IN2 |  | Temperature input2 to the IC (NTC input; if NTC is not connected, then should be connected to GND with 1 K resistor). |
| 28 | TEMP_IN1 |  | Temperature input1 to the IC (NTC input; if NTC is not connected, then should be connected to GND with 1 K resistor). |
| 29 | REF_T |  | Supply to temperature sensor (Reference voltage to DAC and ADC). |
| 30 | V5V | Power supply input | LDO 5V output. |
| 31 | V5V_IN |  | Supply to the bottom IC from the cascaded top IC. |
| 32 | WAKE_OUT | Digital output open drain | Open drain o/p on the VSUP+5V domain. WAKE_IN information will be transmitted to top device. |
| 33 | FD_IN | Digital input | Flyback converter gate drive input in daisy chain connection. (If FD_IN is 'high' then FD_OUT will be PWM o/p in balance mode). |
| 34 | BD_IN | Digital input with pull-down | In cell stack system, the device gets balance done status of above device. During address allocation process if this pin is 'High', then the device address is decremented by ' 1 '. |
| 35 | CVT_NOK_IN |  | Indicates cell voltage or temperature status of above device. |


| Pin Number | Pin Name | Pin Type | Description |
| :---: | :---: | :---: | :--- |
| 36 | CLK_OUT | Digital output | This pin propagates the clock to next device in the <br> stack system. In case of Master device internal RC <br> clock is transmitted on this pin to Slave device. |
| 37 | TRIG_OUT |  |  |
| 38 | VSUP |  | Supply to the IC. |
| 39 | MS_SL | Digital input | This pin informs the device whether it should act as <br> the Master or Slave. If this pin is connected to GND, <br> then device will act as Master. If this pin is connected <br> to VSUP then device will act as Slave. |
| 40 | VREF_H | Analog input / <br> output | High sides PMOS switch for external resistive divider. <br> Input to VREF_IN can be taken from external <br> resistive divider in one of the options. |
|  |  |  |  |

## Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" on page 10 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 5:
Absolute Maximum Ratings

| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Electrical Parameters |  |  |  |  |  |  |
| $\mathrm{V}_{\text {VSUP }}$ | Voltage at positive supply pin | -0.3 |  | 42 | V | VSUP pin |
| $\mathrm{V}_{\mathrm{GND}}$ | Voltage at negative supply pin | -0.3 |  | 0 | V | GND, C-GND; Reference potential |
| $\mathrm{V}_{\text {V5V_IN }}$ | Voltage at high side supply | -0.3 |  | VSUP + 0.3 | V | MS_SL,VREF_H, TSECH and TSECL |
| $\begin{aligned} & \text { VSUP + } \\ & \text { V5V_IN } \end{aligned}$ | High side supply from top device | $\begin{gathered} \text { VSUP - } \\ 0.3 \end{gathered}$ |  | VSUP + 5.5 | V | TRIG_OUT, CLK_OUT, CVT_NOK_IN, FD_IN, BD_IN, WAKE_OUT |
| $\mathrm{V}_{\mathrm{V} 5 \mathrm{~V}}$ | Voltage at on LDO o/p pins | -0.3 |  | 7 | V | V5V pin |
| $V_{\text {ESD }}$ | Voltage on 5V pins | -0.3 |  | V5V+0.3 | V | All pins expect VSUP, VCELL1, VCELL2, VCELL3, VCELL4, VCELL5, VCELL6, VCELL7, MS SL, WAKE IN |
|  | Voltage on pins VCELL1, VCELL2, VCELL3, VCELL4, VCELL5, VCELL6, VCELL7 | -0.3 |  | 7 | V | Applied cell voltages |
| $\mathrm{I}_{\text {SCR }}$ | Latch-up Immunity | -100 |  | +100 | mA | AEC - Q100-004 |


| Symbol | Parameter | Min | Typ | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Electrostatic Discharge |  |  |  |  |  |  |
| ESD | Electrostatic discharge voltage AEC - Q100-002 HBM standard ${ }^{(1)}$ | $\pm 2$ |  |  |  | VSUP, VREF_IN, SDI, SDO, CS, SCLK, CELL_THU, CELL_THL, TEMP_IN1, TEMP_IN2, REF_T, V5V, V5V_IN, MS_SL, VREF_H, NC_T |
|  |  | $\pm 4$ |  |  | kV | GND, C-GND, CELL1 CELL7 (Cell-voltage pins,), TSECH, TSECL, TRIG_IN, TRIG_OUT, CLK_IN, CLK_OUT, CVT_NOK_IN, CVT_NOK_OUT, WAKE_IN, WAKE_OUT, FD_IN, FD_OUT, BD_IN and BD_OUT |
| Continuous Power Dissipation |  |  |  |  |  |  |
| $\mathrm{P}_{\text {tot }}$ | Maximum power dissipation |  |  | 1 | W |  |
| Temperature Ranges and Storage Conditions |  |  |  |  |  |  |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature | -55 |  | 150 | ${ }^{\circ} \mathrm{C}$ |  |
| $\mathrm{R}_{\text {thj_36 }}$ | Thermal resistance package |  | 30 |  | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |  |
| $\mathrm{T}_{\text {BODY }}$ | Package body temperature |  |  | 260 | ${ }^{\circ} \mathrm{C}$ | $\begin{aligned} & \text { Norm: IPC/JEDEC } \\ & \text { J-STD-020 }{ }^{(2)} \end{aligned}$ |
| MSL | Moisture Sensitive Level |  | 3 |  |  |  |

## Note(s) and/or Footnote(s):

1. Human body model: $R=1.5 \mathrm{k} \Omega ; \mathrm{C}=100 \mathrm{pF}$.
2. The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices".

## Typical Operating <br> Characteristics

All defined tolerances for external components in this specification need to be assured over the whole operation conditions range and also over lifetime.

Figure 6:
Operating Conditions

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| VSUP | Positive supply <br> voltage | 6 |  | 32 | V | Normal operating condition |
| VSS | Negative supply <br> voltage | -0.3 |  | 0 | V | With reference to all the <br> voltages |
| $\mathrm{T}_{\text {AMB }}$ | Ambient temperature | -40 |  | 85 | ${ }^{\circ} \mathrm{C}$ | Maximum junction <br> temperature ( $\left.\mathrm{T}_{\mathrm{J}}\right) 115{ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {SUPP, nom }}$ | Supply current, <br> NORMAL mode | 2 | 3 | 6 | mA | VSUP=32V, in NORMAL mode |
|  | Supply current, <br> NORMAL mode, With <br> External Components | 15 | 20 | 40 | mA | VSUP=32V, in the balancing <br> phase with stack connection <br> $(50 \%$ PWM duty cycle) |
| I SUPP, sleep | Supply current, SLEEP <br> mode | 10 | 17 | 35 | $\mu \mathrm{~A}$ |  |

## Electrical Characteristics

> Device Level Specifications
> $-40^{\circ} \mathrm{C}<\mathrm{Tj}<115^{\circ} \mathrm{C}$.

Figure 7:
Device Level Specifications

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Vcell_in | Cell Input voltage measurement | 1.8 |  | 4.5 |  |  |
| ADC/DAC | ADC/DAC Reference |  | $\pm 7$ | $\pm 15$ | mV |  |
| DAC_error | Error of the DAC |  | 2 |  | mV | $0.1 \%$ error because of the DAC/Guaranteed by design |
| Com_off | Error because of the comparator resolution |  | 1 |  | mV | Guaranteed by design |
| Sign_path_accuracy | Signal path accuracy |  | $\pm 5$ | $\pm 15$ | mV | Typical value is from the lab evaluation data. Maximum value is from the test data. |
| $\mathrm{T}_{\text {initialization }}$ | Initialization time |  |  | 50 | ms | After Initialization, the system will go to sleep mode and waits for wake signal. |
| $\mathrm{T}_{\text {Wake-up }}$ | Wake up time from the Wake signal to system wait mode |  |  | 75 | ms | After wake signal, device enters into wait mode and stays for two sec for TRIG_IN signal, if no TRIG_IN event occurs, device goes to sleep mode. |
| Tmeas | Cell voltage and Temperature measurement time |  | 16 |  | ms | At10KHz clock time |
| Tspi3_read5k | SPI3 read time for single channel measurement |  | 13.6 |  | ms | At 5KHz clock time |
| Tspi3_read20k |  |  | 3.4 |  |  | At 20KHz clock time |
| Tspi3_read40k |  |  | 1.7 |  |  | At 40 KHz clock time |

## Low Dropout Regulator (5V Output LDO)

$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND); positive current flows into the pin, NORMAL operating mode, if not otherwise mentioned. The LDO block is a linear voltage regulator, which provides a regulated 5 V .

Figure 8:
LDO Parameters

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SUP }}$ | Input supply voltage | 6 | 12 | 32 | V |  |
| V5V | Output voltage range | 4.75 | 5.0 | 5.25 | V |  |
| $l_{\text {LOAD }}$ | Load Current |  |  | 50 | mA |  |
| ICC_SH | Output short circuit current |  | 85 | 250 | mA | NORMAL mode |
| PSRR | PSRR |  | 60 |  | dB | $\mathrm{f}=1 \mathrm{kHz}$ / No production test |
|  |  |  | 35 |  |  | $\mathrm{f}=1 \mathrm{MHz}$ / No production test |
| CL1 | LDO output Capacitor 1 | 2.2 |  | 10 | $\mu \mathrm{F}$ | Electrolytic |
| ESR1 |  | 1 |  | 10 | $\Omega$ |  |
| CL2 | LDO output Capacitor 2 | 100 |  | 220 | nF | Ceramic |
| ESR2 |  | 0.02 |  | 1 | $\Omega$ |  |

## Note(s) and/or Footnote(s):

1. In NORMAL mode, maximum load current will be 50 mA . After internal thermal shutdown, current limit is 20 mA .
2. The LDO is disabled in SLEEP mode.

## High-precision Bandgap Reference

$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND).

Figure 9:
Bandgap Reference Parameters

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| BG_Out | Reference output after <br> trim | 1.2 | 1.235 | 1.27 | V | After temperature trim |
| BG_out_T var | Reference variation with <br> respect to Temperature | $\pm 2.5$ | $\pm 4$ | mV | After trim on the absolute |  |
| PSRR1K | PSRR at 1 KHz | 20 |  |  | dB | No production test |
| PSRRDC | PSRR at DC | 80 |  |  | dB |  |

Note: This bandgap output is the reference for the V5V (LDO) regulator.

## Digital to Analog Converter

$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND).

Figure 10:
Digital to Analog Converter

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SUP_DAC }}$ | Input supply voltage | 4.75 | 5 | 5.25 | V | LDO output as supply |
| $\mathrm{V}_{\text {INREF }}$ | Input reference voltage | 4.485 | 4.5 | 4.515 | V | After absolute trim |
| $\mathrm{D}_{\text {IN }}$ | Resolution |  | 12 |  | bits | Guaranteed by design |
| $\mathrm{F}_{\text {DAC }}$ | Update rate |  | 10 |  | KHz | No production test |
| $\mathrm{T}_{\text {SETT_DAC }}$ | Settling time |  | 50 |  | $\mu \mathrm{s}$ |  |
| DAC ${ }_{\text {INL }}$ | INL |  | $\pm 4$ |  | LSB |  |
| $\mathrm{DAC}_{\text {DNL }}$ | DNL |  | $\pm 0.5$ |  | LSB |  |

## Analog to Digital Converter

$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND).

Figure 11:
Analog to Digital Converter

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{V}_{\text {SUP }}$ | Input supply voltage | 4.75 | 5 | 5.25 | V | LDO output as supply |
| $\mathrm{V}_{\text {INREF }}$ | Input reference voltage | 4.485 | 4.5 | 4.515 | V | After absolute trim |
| $\mathrm{D}_{\text {OUT }}$ | Resolution |  | 12 |  | bits |  |
| $\mathrm{T}_{\text {MEAS_ADC }}$ | Measurement time per <br> channel |  | 1.4 |  | ms |  |
| ADC $_{\text {INL }}$ | INL |  | $\pm 4$ |  | LSB | No production test. |
| ADC $_{\text {DNL }}$ | DNL |  | $\pm 2$ |  | LSB | No production test. |

## Pre-Regulator

This Pre_reg is an internal regulator which provides supply to digital and a few analog blocks..
$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND).

Figure 12:
Pre-reg Parameters

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {SUP }}$ | Input supply voltage | 6 | 12 | 32 | V |  |
| P5V | Prereg_output voltage <br> range | 4.3 | 5.0 | 5.5 | V |  |
| 3V3 | 3.3V_output voltage <br> range | 2.8 | 3.3 | 3.6 | V |  |

PWM Driver
$40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND).

Figure 13:
PWM Driver

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V5V | Output voltage | 4.5 | 5 | 5.5 | V |  |
| $\mathrm{F}_{\text {PWM }}$ | Frequency of PWM | 25 | 100 | 200 | KHz | CMOS load mode, Optocoupler load mode |
| $F_{\text {Duty }}$ | Duty cycle | 22 | 25 | 28 | \% |  |
|  |  | 12 | 15 | 18 | \% |  |
|  |  | 17 | 20 | 23 | \% |  |
|  |  | 27 | 30 | 33 | \% |  |
|  |  | 30 | 35 | 38 | \% |  |
|  |  | 37 | 40 | 43 | \% |  |
|  |  | 42 | 45 | 48 | \% |  |
|  |  | 47 | 50 | 53 | \% |  |
| $\mathrm{F}_{\text {duty_error }}$ | Duty cycle error | 7 | 12 | 20 | \% |  |
| $\mathrm{tr}_{\mathrm{pwm}}$ | Rise time | 30 | 50 | 80 | ns | CMOS load mode, Optocoupler load mode Guaranteed by design |
| $t f_{p w m}$ | Fall time | 30 | 50 | 80 | ns |  |
| Idrive ${ }_{\text {opto }}$ | Driver strength |  | 10 | 12 | mA | Optocoupler load mode |
| Cload $_{\text {fd_out }}$ | Driver switch load capacitance |  | 60 | 100 | pF |  |

## PWM Oscillator

$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND).

Figure 14:
PWM Oscillator

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fosc | Frequency | 90 | 100 | 110 | kHz | • After the frequency <br> trim. <br> Programmable <br> frequency options for <br> $25 \mathrm{KHz}, 50 \mathrm{KHz}$ and <br> 200 KHz are available. |
| foSC_Acc | Accuracy |  | $\pm 15$ |  | $\%$ |  |

## Oscillator for Digital Circuit

$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND).

Figure 15:
Oscillator for Digital Circuit

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| fosc-DIG $^{\text {Frequency }}$ | 9 | 10 | 11 | kHz | Oscillator for Digital circuit |  |
| $\mathrm{f}_{\text {OSC_ACC }}$ | Accuracy |  | $\pm 15$ |  | $\%$ |  |

## External Temperature Thresholds

$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$; all voltages are with respect to ground (GND).
Figure 16:
External Temperature Thresholds

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Ref_ext_warn/sutdown | Code 0000 | 3.084 | 3.165 | 3.238 | V | 16 reference thresholds are with a step of 66 mV . |
|  | Code 0001 | 3.148 | 3.231 | 3.306 |  |  |
|  | Code 0010 | 3.213 | 3.297 | 3.373 |  |  |
|  | Code 0011 | 3.277 | 3.363 | 3.441 |  |  |
|  | Code 0100 | 3.341 | 3.429 | 3.508 |  |  |
|  | Code 0101 | 3.406 | 3.495 | 3.576 |  |  |
|  | Code 0110 | 3.470 | 3.561 | 3.643 |  |  |
|  | Code 0111 | 3.534 | 3.627 | 3.711 |  |  |
|  | Code 1000 | 3.599 | 3.693 | 3.779 |  |  |
|  | Code 1001 | 3.663 | 3.759 | 3.846 |  |  |
|  | Code 1010 | 3.727 | 3.825 | 3.914 |  |  |
|  | Code 0011 | 3.792 | 3.891 | 3.981 |  |  |
|  | Code 0100 | 3.856 | 3.957 | 4.049 |  |  |
|  | Code 0101 | 3.920 | 4.023 | 4.116 |  |  |
|  | Code 0110 | 3.984 | 4.089 | 4.184 |  |  |
|  | Code 0111 | 4.049 | 4.155 | 4.25 |  |  |

## Ron of the Shuttle Switches (Internal Switch for Charging/Discharging)

$-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<115^{\circ} \mathrm{C}$.
Figure 17:
Ron of the Shuttle Switches

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| Ron_shut | Shuttle switch ON resistance |  |  |  |  |  |

Over-Temperature Measurement

Figure 18:
OTM Parameters

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :--- |
| $\mathrm{T}_{\text {jshut }}$ | Shut down temperature | 115 | 135 | 145 | ${ }^{\circ} \mathrm{C}$ | Junction temperature for <br> Shutdown |
| $\mathrm{T}_{\text {jwarn }}$ | Warning temperature | 100 | 125 | 140 | ${ }^{\circ} \mathrm{C}$ | Junction temperature for <br> Warning |
| $\mathrm{T}_{\text {jrecv }}$ | Recovery temperature | 100 | 115 | 130 | ${ }^{\circ} \mathrm{C}$ | Junction temperature for <br> Recovery |

## Weak Cell Detection (Voltage Comparator)

Figure 19:
Weak Cell Detection

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {CELL }}$ | Supply voltage | -0.3 | 3.6 | 4.5 | V |  |
| V LOW | Low voltage detection | -100 |  | 100 | mV |  |
| Tl_spike | Minimum input spike filter |  | 2 |  | $\mu \mathrm{s}$ | No production test. Programmable option. |
|  |  |  | 4 |  |  |  |
|  |  |  | 6 |  |  |  |
|  |  |  | 8 |  |  |  |

Power on Voltage Detection
Figure 20:
Power on Voltage Detection

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :--- | :---: | :---: | :---: | :---: | :--- |
| VSUP_POR | VSUP Power-on-Reset <br> threshold ON | 5.2 | 5.5 | 5.8 | V | Rising edge of VSUP |
| VSUP_RESET | VSUP Power-on-Reset <br> threshold OFF | 4.6 | 4.85 | 5.1 | V | Master reset for device |
| V5V_IN_POR | V5V_IN Power-on-Reset <br> threshold ON | 3.8 | 4.45 | 4.8 | V | Voltages are with respect to <br> VSUP measure as pass fail <br> test |
| V5V_IN_RESET | V5V_IN Power-on-Reset <br> threshold OFF | 3.6 | 4.1 | 4.5 | V | V |
| V5V_POR | V5V Power-on-Reset <br> threshold ON | 4.1 | 4.5 | 4.7 | Fising edge of V5V |  |
| V5V_RESET | V5V Power-on-Reset <br> threshold OFF | 3.8 | 4.1 | 4.3 | V | Falling edge of V5V |

## Electrical Characteristics for Digital Inputs and Outputs

All pull-up, pull-downs have been implemented with active devices.

Figure 21:
Digital Inputs and Outputs

| Port Type | Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cs |  |  |  |  |  |  |  |
| INPUT <br> Schmitt <br> Trigger | Vt- | Negative-going threshold | 1.62 |  | 2.22 | V | $\mathrm{V} 5 \mathrm{~V}=5 \mathrm{~V}$ |
|  | Vt+ | Positive-going threshold | 2.27 |  | 3.42 | V |  |
|  |  |  |  |  |  |  |  |
|  | $l_{\text {lii_cs }}$ | Pull-up current | -100 |  | -30 | $\mu \mathrm{A}$ | In CS pad, Pulled up to V5V. (ISUP_HV) |
| SDO |  |  |  |  |  |  |  |
| OUTPUT <br> Tristate | $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | 2.5 |  |  | V | BBC4C_HV, PPTRIM_PDIO |
|  | $\mathrm{V}_{\text {OL }}$ | Low level output voltage |  |  | 0.4 | V | VSUP $\geq 6 \mathrm{~V}$ |
|  | $\mathrm{V}_{\mathrm{H}}$ | High level input voltage | $0.7 * \mathrm{~V} 5 \mathrm{~V}$ |  |  | V |  |
|  | VIL | Low level input voltage |  |  | 0.3*V5V | V |  |
|  | Io | Output drive current |  |  | 4 | mA |  |
| SCLK, SDI |  |  |  |  |  |  |  |
| 10 Buffer | $\mathrm{V}_{\mathrm{H}}$ | High level input voltage | 0.7*V5V |  |  | v | SDI is ICC HV (PPRTIM_MODE) |
|  | VIL | Low level input voltage |  |  | 0.3*V5V | V | SCLK is ICC_HV (PPRTIM_PCLK) |


| Port Type | Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CVT_NOK_OUT, BD_OUT, TRIG_OUT, CLK_OUT |  |  |  |  |  |  |  |
| OUTPUT Buffer | $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage | 2.4 |  |  | V | BU2SC_HV for CVT_NOK_OUT, BU1C_HV for BD_OUT, BU4SC_HV for TRIG_OUT and CLK_OUT |
|  | $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage |  |  | 0.4 | V | VSUP $\geq 6 \mathrm{~V}$ |
|  | $\mathrm{l}_{0}$ | Output drive current |  |  | 4/2/1 | mA |  |
| FD_OUT |  |  |  |  |  |  |  |
| OUTPUT Buffer | $\mathrm{V}_{\mathrm{OH}}$ | High level input voltage | 2.4 |  |  | V | BU24SC_HV for FD_OUT |
|  | $\mathrm{V}_{\mathrm{OL}}$ | Low level input voltage |  |  | 0.4 | V | VSUP $\geq 6 \mathrm{~V}$ |
|  | $\mathrm{l}_{0}$ | Output drive current |  |  | 24 | mA |  |
| MS_SL |  |  |  |  |  |  |  |
| INPUT Buffer | $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  |  | VSUP | V | High voltage input pad |
|  | VIL | Low level input voltage |  |  | 0.3*V5V | V |  |
| CLK_IN, TRIG_IN |  |  |  |  |  |  |  |
|  | Vt- | High level input voltage | 1.62 |  | 2.22 | V | ISC_V5_HV |
|  | Vt+ | Low level input voltage | 2.27 |  | 0.3*V5V | V |  |
| FD_IN,BD_IN, CVT_NOK_IN |  |  |  |  |  |  |  |
| INPUT Buffer | $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | 0.7*V5V |  |  | V | ICC_V5_HV |
|  | VIL | Low level input voltage |  |  | 3.42 | V |  |
| WAKE_IN <br> Pull up current | Ipull_up | Pull-up current | -100 |  | -30 | $\mu \mathrm{A}$ | Internal pull |

Note: Test limits for lih and lil are 1.0uA and -1.0uA for input pads.

## Detailed Description

The device consists of the following blocks:

- PWM driver
- LDO_5V with 5V / 50mA output
- Temperature monitor block
- High precision bandgap reference
- DAC for the reference voltage generation
- SAR ADC for cell voltage and external temperature measurement
- Oscillators for PWM drive and for the digital logic
- Pre-Regulator
- SC Comparator
- Weak cell detection logic
- PORs on different supplies


## Voltage Regulator (LDO_5V)

Power input to the LDO is VSUP pin. It is switched ON when the device is in NORMAL mode and switched OFF in SLEEP mode. The LDO takes the input from Bandgap and scales it up to the required voltage. It starts charging only after entering NORMAL mode. This LDO is the supply for DAC, the PWM driver and Cell voltage comparators.It's additional features are as follows:

- Stability is better than $\pm 2.5 \%$ over input range.
- Load current up to 50 mA .


## High Precision Bandgap (HPBG)

AS8506 has a high precision bandgap to generate accurate reference. This reference voltage is used to generate reference for DAC and ADC.

HPBG is trimmed with respect to temperature. Variation of the bandgap with temperature is $\pm 3 \mathrm{mV}$ in the temperature range from $-40^{\circ} \mathrm{C}$ to $115^{\circ} \mathrm{C}$.

## External Temperature Monitor and Measurement

Two sensor inputs TEMP_IN1 and TEMP_IN2 with a comparator on each pin, are available. If the temperature sensor connected to TEMP_IN1 crosses its threshold, then a warning flag is set in the device (status can be read through SPI) and the device will continue balancing.

If the temperature sensor connected to TEMP_IN2 crosses its threshold, then a flag is set in the device and balancing is stopped; but the device continues to stay in NORMAL mode for maintaining synchronism. In both the cases, the microcontroller will be interrupted by a pulse on CVT_NOK_OUT pin.

In case the external temperature sensors are not being used, then both the inputs must be connected to GND pin through 1 k resistor. In the measurement phase, external temperature is measured through the SAR ADC. Both channels of temperature will be measured and stored in temp_in1_Isb_reg to temp_in2_msb_reg.

## Internal Temperature Monitor

The internal temperature monitor has two thresholds at $\mathrm{T}_{\mathrm{jwarn}}$ $125^{\circ} \mathrm{C}$ and $\mathrm{T}_{\text {jshut }} 135^{\circ} \mathrm{C}$. If the internal temperature exceeds $125^{\circ} \mathrm{C}$, then a warning flag is set in the device (status can be read through SPI ) and the device will continue balancing.
If the internal temperature exceeds $135^{\circ} \mathrm{C}$, then a flag is set in the device and balancing is stopped; but the device continues to stay in NORMAL mode for maintaining synchronism. In both the cases, the microcontroller will be interrupted by a pulse on CVT_NOK_OUT pin. The balance recovery temperature is $115^{\circ} \mathrm{C}$.

## PWM Generator

In the Balance phase of the AS8506, based on the decision made during the Compare phase, some part of the cell is charged with the Flyback converter. To drive the external Flyback converter, AS8506 generates a PWM signal to drive external FET or Optocoupler or Isolation device.

The frequency and of the PWM generator can be controlled by timer_cntl_reg register.

PWM frequency is not used for the passive balancing.

## RC Oscillator

The AS8506 has a trimable RC oscillator. It is designed to generate $f_{\text {osc-dig }}$ clock for the digital circuit and for the clocking of the IC. Each oscillator will be trimmed with the process to get the accuracy to $f_{\text {osc-accy }}$ with 5-bit OTP Factory trim code.

## DAC for the Reference Generation

AS8506 has a 12-bit DAC to generate the cell reference voltage, cell threshold low and high voltage. The DAC code is written into AS8506 with SPI interface from microcontroller. The output of the DAC is given to one of the inputs of the comparators, to compare the cell voltages synchronously. Reference for the DAC is 4.5 V , which is internally generated and is available as reference for temperature inputs on REF_T.

## SAR ADC

AS8506 has a 12-bit SAR ADC to measure the cell voltage and external temperature. The SAR ADC uses the 12-bit DAC to generate the digital code. The SAR ADC range is 1.8 V to 4.5 V for cell voltage measurement and 0.2 V to 4.5 V for the temperature measurement.

Cell voltage and temperature is measured in the short trigger phase. After the trigger goes 'high', compare phase starts and then all the cell voltages and external temperature are measured and stored in the digital registers.

## Pre-Regulator

AS8506 has an internal pre-regulator, which generates supply voltages for the internal blocks. Pre-Regulator output is used as a supply for the oscillators. All the digital logic and the FSM will work on the pre-regulator supply.

In SLEEP mode only the pre-regulator will be working along with the WAKE_IN detect circuit.

## Cell Threshold

AS8506 has the potential to set the two threshold levels to the cell voltage through pins CELL_THU and CELL_THL. These values can be set externally, (or) through OTP trim bits, (or) from the external microcontroller by writing DAC code into the cell threshold registers in the register space.

## Weak Cell Detection

AS8506 has the ability to detect the weak cell. During load conditions, if the cell reaches voltage of about 0.1 V to -0.2 V , then this variation is detected and stored in the zero cross detection register. This event is indicated to the master device by a pulse on CVT_NOK_OUT pin in Compare and Balance phase. The master device indicates the microcontroller by setting CVT_NOK_OUT 'high'. In WAIT mode only this will be stored in the register; there won't be any CVT_NOK_OUT to $\mu \mathrm{C}$. The register is cleared on $\mu \mathrm{C}$ reading.

## External Resister Divider Control

AS8506 has the provision to enable the external divider to give the desired cell voltage to the at VREF_IN pin. External resister divider can be connected between VREF_H pin to ground. Calculate the external resister divider values such that the output of the divider will provide the desired reference value. When comparison is not happening, this divider can be disabled using SPI.

## PORs on Different Supplies

AS8506 has power-on-reset blocks on VSUP, V5Vand V5V_IN supply pins. The values for POR and Reset thresholds are given in Figure 20.

Figure 22:
Power-up Sequence of VSUP, V5V and VSUP+5V


## AS8506 System Operation

The AS8506 battery stack system can be set up by configuring one AS8506 device as 'Master' and the rest as 'Slave' devices. The AS8506 Master device is connected to the microcontroller, and the Slave devices are connected to Master through a daisy-chain of 3-wire customized SPI protocol. The microcontroller can communicate to the Slave devices through the Master. On power-up of the system, the microcontroller must assign an address to all AS8506 devices including the Master. The microcontroller can assign the address to AS8506 devices by initiating the address allocation process, by writing a top most Slave device address into dadd_for_allc_reg register of Master and then writing '07' data into spi3_cmd_reg. Once the address allocation process is successful, the microcontroller can start the cell balancing. If cell balancing or check status command is not triggered by the microcontroller, after WAIT mode timeout period all devices enter into SLEEP mode.
The complete system communication procedure is explained below.

- The microcontroller gives wake pulse on WAKE_IN to bring the Master and Slaves in NORMAL mode.
- After the wake-up time period, the microcontroller ( $\mu \mathrm{C}$ ) sends the reference voltage digital code to the Master device through a 4-wire SPI.
- After receiving the digital reference code from $\mu \mathrm{C}$, the Master device initiates a 3 -wire custom SPI operation to send the digital reference code to the Slave devices.
- The microcontroller waits for the 3-wire SPI operation time period. After the 3-wire SPI time period, it initiates the cell balancing through TRIG_IN. The balancing will continue as long as TRIG_IN is 'High'.
- The microcontroller can change the reference value at any time by making TRIG_IN 'Low' and initiating a 4-wire SPI with new value of reference code. From here on, the procedure is same as from point 3.
- The balance done is indicated on BD_OUT pin.
- The failure in the 3-wire SPI operation is indicated on CVT_NOK_OUT pin.

Figure 23:
Functional Diagram of AS8506


## Functional State Diagram

Figure 24:
Finite State Machine Mode


## Operating Modes

The AS8506 has two main operating modes NORMAL and SLEEP, and has two transition modes WAIT and WAKE. The transition modes are intermediate modes for switching from SLEEP to NORMAL and vice versa. The detailed operation of each mode is explained in subsequent sections. The initialization phase is explained in"Initialization Sequence" on page 36.

## NORMAL Mode

The device enters into NORMAL from WAKE when it receives a short or long trigger. The NORMAL mode is a full functional mode, where all the power supply and analog blocks are in ON-state and the digital is fully functional.
The NORMAL mode has two phases of operation:

- Diagnosis phase
- Balance phase


## Diagnosis Phase

In Diagnosis phase AS8506 detects the number of cells connected to the device. The connected cell voltages are then compared with upper \& lower thresholds and target cell voltage of all cells connected. Upper and lower cell voltage thresholds as well as target cell voltages are provided from external in analog or digital format. The Diagnosis phase sequence of operation is explained below.

- Detects number of cells connected to the device by comparing each cell terminals to cell detect threshold voltage.
- Simultaneously compares each connected cell voltage with set lower operating voltage threshold Vlimit_L. If any of the cell voltages is less than the set lower operating threshold, then an indication is given on CVT_NOK_OUT pin stating that one/more cell voltages are not within the operating voltage threshold range. Each cell status is stored in cel_low_thsld_stat_reg register.
- Simultaneously compares each connected cell voltage with set higher operating voltage threshold Vlimit_H. If any of the cell voltages is greater than the set higher operating threshold, then an indication is given on CVT_NOK_OUT pin stating that one/more cell voltages are not within the operating voltage threshold range. Each cell status is stored in cel_high_thsld_stat_reg register.
- Simultaneously compares each connected cell voltage with reference value. This result is stored in cel_ref_stat_reg register and used in balance phase. Cell reference can be provided by microcontroller by writing into register or by providing input at external pin VREF_IN.
- Enables the SAR ADC and measures each cell voltage and two temperature inputs sequentially. The 12 bits cell voltage and temperature inputs information is stored in respective registers.

At the end of the Diagnosis phase, if trigger signal is 'High' then it enters into Balance phase. If trigger signal is 'Low' it enters into WAIT mode.

The Diagnosis phase without the cell voltage measurement with SAR ADC is called Compare phase.

## Balance Phase

The Balance phase is basically a charging cycle in case of active balancing and a discharging cycle in case of passive balancing. The Balance phase is divided into 7 time slots. The device will move through all 7 time slots irrespective of number of cells connected to the device. This is done to keep synchronization between each module in case of battery stack system. One time slot is assigned to each cell (sequential order) for charging or discharging. The period of time slots is programmable (see "Status Registers" on page 52).

In each time slot, following operations are done.

- Check CVT_NOK flag status. If CVT_NOK flag is set, then no operation is done till time slot is over. If CVT_NOK flag is not set, then move to the next step.
- Based on Diagnosis phase results, shuttle switch corresponding to current time slot cell is switched ON for charging that cell in case of active balancing, and discharging in case of passive balancing.
- The PWM generator is enabled and PWM driver start driving the Flyback converter FET (external component) in case of active balancing. The PWM frequency and duty cycles are factory programmable and also register controllable. In case of stack system, the bottom module PWM driver is enabled when there is a request of charging or discharging from top module on FD_OUT pin.
- At the end of the current time slot, stop the PWM generator and then open the corresponding shuttle switches. The device moves to the next time slot.

In the Balance phase, at any point, if the trigger input goes 'Low', then the device suspends balancing operation and enters into WAIT mode.

## Sleep Mode

This is the least power consumption mode of AS8506. In this mode only pre-reg is ON, rest all analog blocks are OFF and digital clock is disabled. Only a digital wake detection circuit is active. The device enters into this mode when there is no trigger from microcontroller for time greater than WAIT mode timeout period.

## Wait Mode

This mode is a transition mode, where the device waits for command on TRIG_IN pin either from microcontroller, (or) from below module in case of stack system. The device will be in this state for $\mathrm{T}_{\text {WMODE_TOUT }}$ period. After the timeout, the device
enters into SLEEP mode. In the WAIT period all power blocks are ON, all analog blocks are ON and digital is also functional. In this mode, power consumption is lesser than NORMAL mode because there are no charge balancing activities being carried out.

## Wake Mode

This is also a transition mode, where the device does initialization after exiting SLEEP mode. In the SLEEP mode if AS8506 receives a wake pulse of width $\mathrm{T}_{\text {WAKE }}$, the device enters into WAKE mode. In the WAKE mode device enables the V5V LDO and waits for V5V_por_n signal. Once V5V_por_n signal becomes 'High', the device enters into WAIT mode.

An example of Compare and Balance (active balance) phase sequence with respect to time is given in Figure 25. In this example it is assumed that only 6 cells are connected to AS8506 and comparators' outputs at Diagnosis phase is "010010X";
Where:
' 0 ' indicates respective cell voltage is less than target voltage and needs charging.
' 1 ' indicates respective cell voltage is more than target voltage and needs charging.
' $X$ ' indicates no cell is connected to respective comparator and output is neglected.

Figure 25:
Diagnosis and Balance Phase with Time Sequence for AS8506


## Wake-up Event

The AS8506 device comes out of SLEEP mode by a wake pulse on the WAKE_IN pin. To avoid false wake by noises on the WAKE_IN, the wake signal (Low pulse) is taken through a low-pass filter from WAKE_IN pin. When a pulse of width $\mathrm{T}_{\text {wake_pulse }}$ is given on the WAKE_IN by the microcontroller, the device wakes up and enters into WAKE mode. The low-pass filter discards all signals having width less than $\mathrm{T}_{\text {filter_min }}$ and allows all signals with width greater than $\mathrm{T}_{\text {filter_max }}$. The filter is uncertain in $T_{\text {uncertain }}$ region. The negative edge which is passing through the filter will wake the device from SLEEP mode. In chain of AS8506 devices, to propagate the negative edge the microcontroller has to give minimum low pulse of width $\mathrm{T}_{\text {wake_pulse }}$. Before entering into SLEEP mode the wake pin must be 'High'.

Figure 26:
WAKE-UP Signaling


## Trigger Event

The AS8506 device enters into NORMAL mode only when a valid command is present on the TRIG_IN pin. There are two commands in the device.

- Diagnosis command
- Cell balance command

When a high pulse of width $T_{\text {diag_cmd }}$ as shown in Figure 27, is given on TRIG_IN pin, the device performs the following operations.

- Compares all connected cell voltages with the set lower operating voltage threshold, and if any of the cell voltage is less than lower threshold, then sets a corresponding flag in the cel_low_thsld_stat_reg register. This is indicated by high pulse on CVT_NOK_OUT pin.
- Compares all connected cell voltages with the set higher operating voltage threshold, and if any of the cell voltage is more than higher threshold, then sets a corresponding flag in the cel_high_thsld_stat_reg register. This is indicated by high pulse on CVT_NOK_OUT pin.
- Sets a corresponding flag in the temp_stat_reg register if ambient temperature or internal chip temperature is higher than respective thresholds. This is indicated by high pulse on CVT_NOK_OUT pin.
- It will enable SAR ADC and starts measuring each cell voltage, and then measures temperature channel measurement. The 12 bits digital value will be stored in corresponding registers.

Thus, on diagnosis command the device gives the cell operating voltage, ambient temperature and internal temperature status with respect to its safe operating range.

When the TRIG_IN pin is 'High' for longer than the status command, the device enters into Balance phase. Depending upon cell voltage status, the device starts balancing the cell voltages. The cell voltage balancing is continued till the high voltage on the TRIG_IN pin. As soon as TRIG_IN goes 'Low', the device stops balancing and enters into WAIT mode. Thus, the microcontroller has full control over the balancing time and stop balancing whenever required.

Figure 27:
TRIG_IN Command Signaling


## Balancing Algorithm

Figure 28:
Cell Balancing Algorithm


## Initialization Sequence

The power-up initialization sequence diagram for AS8506 is shown in Figure 29.

- When the power supply is switched ON, initially VSUP POR output Vsup_por_n is 'Low'; hence all the digital logic will be in reset state.
- Once the VSUP crosses the Vsup_por_th, the VSUP POR output becomes 'High' enabling the oscillator and high-precision bandgap (HPBG) block.
- The digital block is now operational. It will now enable the V5V LDO and waits for V5V_por_n high signal from the V5V POR block.
- Once the V5V crosses V5V_por_th, the V5V_por_n will be 'High'. The OTP auto load command is generated by 'High' on otp_por_n signal. Now the device waits for $\mathrm{T}_{\text {auto_load }}$ period for OTP contents to load into digital local registers.
- After the OTP contents are loaded into digital local registers, the device power-up sequence is completed. The device enters into SLEEP mode. In SLEEP mode, the LDO, oscillator and HPBG are disabled.
- The wake-up circuit monitors the WAKE_IN pin for wake-up pulse. When a wake-up pulse is received, the oscillator and HPBG block are enabled and device enters into WAKE mode. In the WAKE mode, the device enables V5V LDO and waits for V5V_por_n high signal.
- Once the V5V crosses V5V_por_th, the V5V_por_n will be 'High' and the device enters into WAIT mode. In WAIT mode the device waits for trigger pulse on TRIG_IN pin from microcontroller. In this state, if a short or long pulse trigger signal is received on TRIG_IN within $\mathrm{T}_{\text {wmode_tout }}$ period, the AS8506 enters into NORMAL mode and performs required operations based on trigger pulse.

Figure 29:
Power-up Initialization Sequence


## Device Interface

Figure 30:
SPI Clock Polarity Table

A 4-wire SPI is used to communicate with the device. Pins CS, SCLK, SDI, and SDO are used for SPI interface.

## Serial Peripheral Interface

The Serial Peripheral Interface (SPI) provides the communication link with the microcontroller. The SPI is configured for half-duplex data transfer. The SPI in AS8506 provides access to the status registers, control registers and test registers. The SPI is also used to enter into test and OTP modes. This interface is only Slave interface and only Master can initiate the SPI operation. The SPI also supports block data transfer where sequential register data can be accessed with single SPI command.

The SPI can work on both the clock polarities. The polarity of the clock is dependent on the value of SCLK at the falling edge of CS.

At the falling edge of CS,

- If SCLK is " 1 ", then the SPI is negative edge triggered.
- If the SCLK is " 0 ", then SPI is positive edge triggered logic. see Figure 30 for more details.

| CS | SCLK | Description |
| :---: | :---: | :---: |
| $\downarrow$ | Low | Serial data is transferred at rising edge and sampled at falling edge of SCLK. |
| $\downarrow$ | High | Serial data is transferred at falling edge and sampled at rising edge of SCLK. |

The SPI protocol frame is divided into two fields.

- The header field
- The data field

The header field is 1 byte long; containing a read/write command bit, 1 reserved bit, and 6 address bits. The SPI frame format is shown in Figure 31. In the data phase MSB is sent first and LSB is sent last.

Figure 31:
SPI Frame Format


## SPI Write Operation

The SPI write operation begins with clock polarity selection at negative edge of CS (see Figure 30). Once the clock polarity is selected, the SPI write command is given by providing ' 0 ' in R/W bit of the header field in first sampling edge at SDI pin. The next bit in header field is reserved and set to ' 0 '. The 6 bits address of register to be written is provided at SDI pin in next six consecutive sampling edges of SCLK. The data to be written is followed by last bit of header field. With each sampling edge a bit is sampled starting from MSB to LSB. During complete SPI write operation the SCSN has to be 'Low'. The SPI write operation ends with positive edge of SCSN. The waveform for SPI write operation with single data byte is shown in Figure 32 and Figure 33.

Figure 32:
SPI Write Operation with Negative Clock Polarity and 1 Byte of Data Field


Figure 33:
SPI Write Operation with Positive Clock Polarity and 1 Byte of Data Field


In case of SPI block write operation, first data byte is written into addressed register same as single byte write operation. After first data byte, Master can send next data byte by keeping CS 'Low' and giving clock on SCLK as per polarity selection. At the end of every eighth data bit, the byte is written into next consecutive address location (internally address is incremented by one location). In this way, Master can continue writing into consecutive address locations. The waveform is shown in Figure 34.

Figure 34:
SPI Block Write Operation with Negative Clock Polarity


## SPI Read Operation

The SPI read operation also begins with clock polarity selection at negative edge of SCSN (see Figure 30). Once the clock polarity is selected, the SPI read command is given by providing ' 1 ' in R/W bit of the header field in first sampling edge at SDI pin. The next bit in header fields is reserved and set to ' 0 '. The 6 bits address of register to be read is provided at SDI pin in next six consecutive sampling edges of SCLK. The read data is followed by last bit of header field on SDO pin. With each sampling edge a bit can be read on SDO pin starting from MSB to LSB. In case of multi-data bytes, MSB of next data byte can be read after the LSB of previous data byte. During complete SPI read operation the SCSN has to be 'Low'. The SPI read operation ends with positive edge of SCSN. The wave form for SPI read operation with single data byte is shown in Figure 35 and Figure 36.

Figure 35:
SPI Read Operation with Negative Clock Polarity and 1 Byte of Data Field


Figure 36:
SPI Read Operation with Positive Clock Polarity and 1 Byte of Data Field


In case of SPI block read operation, first data byte is read from addressed register same as single byte read operation. After first data byte read, Master can read next consecutive addressed data by keeping CS 'Low' and giving clock on SCLK as per clock polarity selection. At the end of every eighth data bit, the address pointer is incremented to next consecutive address location. In this way Master can continue reading from consecutive register address locations. The waveform is shown in Figure 37.

Figure 37:
SPI Block Read Operation with Negative Clock Polarity


## Address Allocation Process

During the system configuration the microcontroller has to allocate a unique address to each of the AS8506 devices including the Master to communicate with SPI3. The microcontroller before initiating the address allocation process, it writes top most device address into allcd_dev_add_reg of the Master through 4-wire SPI. The microcontroller can initiate the address allocation process by writing '100' command code and setting D0 to 1 in spi3_cmd_reg register. By sighting '1' at spi3_cmd_reg [0], the Master initiates a SPI3 address allocation write with top most device address as data. The address " 000000 " is reserved as broadcast address visible to all devices. The address allocation process is explained for six AS8506 devices (including Master) stack system in Figure 38.

Figure 38:
Address Allocation Process


In the address allocation process, the
CVT_NOK_IN/CVT_NOK_OUT pins of AS8506 are used. After the successful SPI3 address allocation write operation, all AS8506 devices including Master will store the top device address (sent by Master in SPI3 address allocation write) as its address. The top device identifies itself as top most device and registers the address as its final address and at first rising edge of clock all devices force 'High' on its CVT_NOK_OUT pin. The concept of address allocation is: after the STOP of SPI3, at every falling edge of the clock each device will sample its CVT_NOK_IN pin. If CVT_NOK_IN pin is 'High', the device will decrement the assigned address by ' 1 ' and continue to force 'High' on its CVT_NOK_OUT pin at rising edge of clock. If CVT_NOK_IN is sampled to be 'Low', then the address value at register will be stored as its final device address and it stops forcing 'High' on its CVT_NOK_OUT pin and makes it 'Low' at next rising edge of clock.

In Figure 38, top most device pins are suffixed with ' 6 ' down to lower most device (Master) pins suffixed with ' 1 ' in descending order. There is no device above topmost device, CVT_NOK_IN6 is always 'Low'; therefore the address sent by Master is final address for the top device. For the fifth device the CVT_NOK_IN5 is 'Low' for one clock cycle, the address is decremented once. For the fourth device CVT_NOK_IN4 is 'Low' for two clock cycles, the address is decremented twice before registering it as final address. This procedure is continued and finally the Master device CVT_ONK_IN1 is 'Low' for 5 clock cycles, the address is decremented five times and finally address register will have value of "000001" as its final address. The microcontroller can identify the end of address allocation procedure in two ways:

- One way is by probing CVT_NOK_OUT of Master after initiating address allocation process for a pulse.
- The other method is by polling bit0 of spi3_cmd_reg register for '0' (Low) and no CRC errors.

During SPI3 address allocation write operation, if a CRC error occurs in the any of the Slaves, the Master indicates this failure of SPI3 transaction to all Slaves by driving TST bit 'High'. All Slaves should terminate the address allocation process if a 'High' TST bit is seen during start address allocation process SPI3 write operation. The Master will indicate the failure of address allocation process to $\mu \mathrm{C}$ by asserting a flag in the spi3_sts_reg register and sending interrupt pulse on its CVT_NOK_OUT pin.

## Communication to Slaves

There are two modes of communication between the Master and Slaves in the AS8506 stack system:

- Broadcast Communication
- Communication with Individual Slave


## Broadcast Communication

The Broadcast of communication is used to send the reference, lower, upper threshold limit codes and timer control register values for all the slaves.

Reference and thresholds can be set by one of the two methods:

- Through the external pins
- Through the Internal DAC

In case of the stacked system, reference and thresholds can be set by writing DAC values though broadcast SPI command.

Write the corresponding data in the registers of timer_cntl_reg, ref_dcod_Isb_reg/ref_dcod_msb_reg, hlmt_dcod_Isb_reg/hlmt_dcod_msb_reg and Ilmt_dcod_Isb_reg/Ilmt_dcod_msb_reg and command in the Command Registers spi3_cmd_reg and spop_dadd_bcmd_reg. Example:

To write DAC code of $0 \times 0666$ in the lower threshold register of all the devices, initiate a broadcast command as given in the below sequence.

Figure 39:
Threshold Setting through Broadcast Command to Slaves

| Command | Register Name | Address | Data |
| :--- | :---: | :---: | :---: |
| To set low threshold | Ilmt_dcod_Isb_reg | $0 \times 23$ | $0 \times 66$ |
|  | Ilmt_dcod_msb_reg | $0 \times 24$ | $0 \times 06$ |
| Broadcast the cell lower limit DAC code | spop_dadd_bcmd_reg | $0 \times 25$ | $0 \times 03$ |
| Broadcast communication command | spi3_cmd_reg | $0 \times 28$ | $0 \times 09$ |

Each broadcast write operation takes 35 clock cycles of the communication frequency. The default communication frequency is 5 KHz .

Broadcast slave register write is also possible other than above registers.
If there any specific register of all the slaves to be written with the same content of Master then this feature is useful.

Write register address in the spop_reg_add_reg.

Example:
To set the external temperature thresholds to 4.15 V , initiate a broadcast command as given in the below sequence.

Figure 40:
External Temperature Threshold Setting through Broadcast Command to Slaves

| Command | Register Name | Address | Data |
| :--- | :---: | :---: | :---: |
| To set the external temperature threshold | tflg_tshld_setg_reg | $0 \times 1 \mathrm{D}$ | $0 \times F F$ |
| Address of the register to broadcast | spop_reg_add_reg | $0 \times 26$ | $0 \times 1 \mathrm{D}$ |
| Broadcast communication command | spi3_cmd_reg | $0 \times 28$ | $0 \times 0 \mathrm{~B}$ |

## Communication with Individual Slave

Communication with an individual slave is done as SPI write or read.

## Write operation.

To perform the write operation to one of the slave device, corresponding data should be written in these registers spop_dadd_bemd_reg, spop_reg_add_reg, wrop_data_reg and spi3_cmd_reg.

Example:
To set the external temperature threshold of the slave device address $0 \times 06$ to 4.15 V , initiate a broadcast command as given in the below sequence.

Figure 41:
Write Operation to the Individual Slave

| Command | Register Name | Address | Data |
| :--- | :---: | :---: | :---: |
| Slave device address | spop_dadd_bcmd_reg | $0 \times 25$ | $0 \times 06$ |
| Address of the slave register | spop_reg_add_reg | $0 \times 26$ | $0 \times 1 \mathrm{D}$ |
| To set the external temperature threshold | wrop_data_reg | $0 \times 27$ | $0 \times \mathrm{FF}$ |
| Slave write command | spi3_cmd_reg | $0 \times 28$ | $0 \times 05$ |

## Read operation.

To perform the read operation to one of the slave device, corresponding data should be written in these registers spop_dadd_bcmd_reg, spop_reg_add_reg and spi3_cmd_reg.
Data from the slave device will be written in the register rdop_data_reg.
Example:
To read the temperature status register of the slave device address $0 \times 06$, initiate a broadcast command as given in the below sequence.

Figure 42:
Read Operation to the Individual Slave

| Command | Register Name | Address | Data |
| :--- | :---: | :---: | :---: |
| Slave device address Slave | spop_dadd_bcmd_reg | $0 \times 25$ | $0 \times 06$ |
| Address of the slave register | spop_reg_add_reg | $0 \times 26$ | $0 \times 05$ |
| write command | spi3_cmd_reg | $0 \times 28$ | $0 \times 03$ |

## SPI Timing Diagrams

Figure 43:
Timing Diagram for Write Operation

SDO $\qquad$

Figure 44:
Timing Diagram for Read Operation


## SPI Protocol

Figure 45:
SPI Timing Parameters

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| General |  |  |  |  |  |  |
| $\mathrm{BR}_{\text {SPI }}$ | Bit rate |  |  | 1 | Mbps |  |
| $\mathrm{T}_{\text {SCLKH }}$ | Clock high time | 400 |  |  | ns |  |
| $\mathrm{T}_{\text {SCLKL }}$ | Clock low time | 400 |  |  | ns |  |
| Write Operation Parameters |  |  |  |  |  |  |
| ${ }^{\text {D }}$ IS | Data in setup time | 20 |  |  | ns |  |
| ${ }^{\text {tilH }}$ | Data in hold time | 20 |  |  | ns |  |
| ${ }^{\text {T CSH }}$ | SCSN hold time | 20 |  |  | ns |  |
| Read Operation Parameters |  |  |  |  |  |  |
| $\mathrm{t}_{\text {DOD }}$ | Data out delay |  |  | 80 | ns |  |
| $t_{\text {DOHz }}$ | Data out to high impedance delay |  |  | 80 | ns | Time for the SPI to release the SDO bus |
| Timing Parameters for SCLK Polarity Identification |  |  |  |  |  |  |
| ${ }^{\text {t }}$ PS | Clock setup time (CLK polarity) | 20 |  |  | ns | Setup time of SCLK with respect to SCSN falling edge. |
| ${ }^{\text {t }}$ CPHD | Clock hold time (CLK polarity) | 20 |  |  | ns | Hold time of SCLK with respect to SCSN falling edge. |

## System Timings

Figure 46:
System Timings

| Symbol | Parameter | Min | Typ | Max | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Wake-up Timing |  |  |  |  |  |  |
| $\mathrm{T}_{\text {wake_pulse }}$ | Wake pulse width | 100 |  |  | $\mu \mathrm{s}$ |  |
| $\mathrm{T}_{\text {filter_delay }}$ | Time between edge on TRIG_IN pin to trig_in_fltrd signal |  |  | 4 | us |  |
| $\mathrm{T}_{\text {filter }}$ | WAKE_IN pin filter specification | 1 |  | 4 | us |  |
| Trigger Timing |  |  |  |  |  |  |
| $\mathrm{T}_{\text {status_cmd }}$ | Status request command pulse | 500 |  | 1000 | $\mu \mathrm{s}$ |  |
| $\mathrm{T}_{\text {bal_cmd }}$ | Cell balance command pulse | 7000 |  |  | $\mu \mathrm{s}$ |  |
| Wait Mode Timing |  |  |  |  |  |  |
| $T_{\text {wmode_tout }}$ | WAIT mode timeout |  | 2000 |  | ms |  |

## Register Space Description

The AS8506 register space is divided into control registers and test registers. All of these registers are accessed through SPI.

## Status Registers

Figure 47:
Cell Detection Status Register


Figure 48:
Diagnostic Status Register


Figure 49:
Cell Lower Threshold Status Register


Figure 50:
Cell Higher Threshold Status Register

| Address | Register Name |  | Features and Bit Description | SPI4 | SPI3 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x03 | cel_high_thsld_stat_reg | Indicates if a cell voltage crossed the lower threshold limit set by $\mu \mathrm{C}$. |  | R | R | $\begin{aligned} & \text { O000_0000 } \\ & \text { POR_V5V } \end{aligned}$ |
|  |  | D0 | $0 \rightarrow$ Cell 1 voltage is less than High Threshold limit set <br> $1 \rightarrow$ Cell 1 voltage is more than High Threshold limit |  |  |  |
|  |  | D1 | $\mathbf{0} \rightarrow$ Cell 2 voltage is less than High Threshold limit set <br> $1 \rightarrow$ Cell 2 voltage is more than High Threshold limit |  |  |  |
|  |  | D2 | $\mathbf{0} \rightarrow$ Cell 3 voltage is less than High Threshold limit set $1 \rightarrow$ Cell 3 voltage is more than High Threshold limit |  |  |  |
|  |  | D3 | $\mathbf{0} \rightarrow$ Cell 4 voltage is less than High Threshold limit set $1 \rightarrow$ Cell 4 voltage is more than High Threshold limit |  |  |  |
|  |  | D4 | $0 \rightarrow$ Cell 5 voltage is less than High Threshold limit set <br> $1 \rightarrow$ Cell 5 voltage is more than High Threshold limit |  |  |  |
|  |  | D5 | $\mathbf{0} \rightarrow$ Cell 6 voltage is less than High Threshold limit set $\mathbf{1} \rightarrow$ Cell 6 voltage is more than High Threshold limit |  |  |  |
|  |  | D6 | $\mathbf{0} \rightarrow$ Cell 7 voltage is less than High Threshold limit set <br> $1 \rightarrow$ Cell 7 voltage is more than High Threshold limit |  |  |  |
|  |  | D7 | Reserved |  |  |  |

Figure 51:
Cell Reference Status Register


Figure 52:
Temperature Status Register


Figure 53:
Zero Cross Status Register


Figure 54:
Cell1 Voltage LSB Register

$\left.$| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 |
| :---: | :---: | :---: | :---: | :---: | :---: | | POR |
| :---: |
| Value | \right\rvert\,

Figure 55:
Cell1 Voltage MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SP13 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x08 | cell1_volt_msb_reg | Cell1 voltage measured. 4 most significant bits of 12-bit ADC code of Cell1 |  | R | R | $\begin{gathered} \text { 0000_0000 } \\ \text { POR_V5V } \end{gathered}$ |
|  |  | D3:D0 | Bit11 to Bit8 of ADC code |  |  |  |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 56:
Cell2 Voltage LSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x09 | Cell2_volt_Isb_reg | Cell2 voltage measured. 8 least significant bits of 12-bit ADC code of Cell2 |  | R | R | $\begin{aligned} & \text { 0000_0000 } \\ & \text { POR_V5V } \end{aligned}$ |
|  |  | D7:D0 | Bit7 to Bit0 of ADC code |  |  |  |

Figure 57:
Cell2 Voltage MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0A | cell2_volt_msb_reg | Cell2 voltage measured. 4 most significant bits of 12-bit ADC code of Cell2 |  | R | R | $\begin{gathered} \text { 0000_0000 } \\ \text { POR_V5V } \end{gathered}$ |
|  |  | D3:D0 | Bit11 to Bit8 of ADC code |  |  |  |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 58:
Cell3 Voltage LSB Register

$\left.$| Address | Register Name | Features and Bit Description |  | SPl4 | SP13 |
| :---: | :---: | :---: | :---: | :---: | :---: | | POR |
| :---: |
| Value | \right\rvert\,

Figure 59:
Cell3 Voltage MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SP13 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0C | cell3_volt_msb_reg | Cell3 voltage measured. 4 most significant bits of 12-bit ADC code of Cell3 |  | R | R | $\begin{gathered} \text { 0000_0000 } \\ \text { POR_V5V } \end{gathered}$ |
|  |  | D3:D0 | Bit11 to Bit8 of ADC code |  |  |  |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 60:
Cell4 Voltage LSB Register

| Address | Register Name | Features and Bit Description |  | SPl4 | SPI3 |
| :---: | :---: | :--- | :---: | :---: | :---: | \(\left.\begin{array}{c}POR <br>

Value\end{array}\right]\)

Figure 61:
Cell4 Voltage MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SP13 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x0E | cell4_volt_msb_reg | Cell4 voltage measured. 4 most significant bits of 12-bit ADC code of Cell4 |  | R | R | 0000_0000 |
|  |  | D3:D0 | Bit11 to Bit8 of ADC code |  |  | POR |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 62:
Cell5 Voltage LSB Register

$\left.$| Address | Register Name | Features and Bit Description |  | SP14 | SP13 |
| :---: | :---: | :--- | :---: | :---: | :---: | | POR |
| :---: |
| Value | \right\rvert\,

Figure 63:
Cell5 Voltage MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SP13 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 10$ | cell5_volt_msb_reg | Cell5 voltage measured. 4 most significant bits of 12-bit ADC code of Cell5 |  | R | R | 0000_0000 |
|  |  | D3:D0 | Bit11 to Bit8 of ADC code |  |  | POR |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 64:
Cell6 Voltage LSB Register

| $\begin{array}{c}\text { Address }\end{array}$ | Register Name | Features and Bit Description |  | SPl4 | SPI3 |
| :---: | :---: | :---: | :---: | :---: | :---: | \(\left.\begin{array}{c}POR <br>

Value\end{array}\right]\)

Figure 65:
Cell6 Voltage MSB Register

| $\begin{array}{c}\text { Address } \\ 0\end{array}$ | Register Name | Features and Bit Description |  | SP14 | SPI3 |
| :---: | :---: | :---: | :---: | :---: | :---: | \(\left.\begin{array}{c}POR <br>

Value\end{array}\right]\)

Figure 66:
Cell7 Voltage LSB Register

$\left.$| Address | Register Name | Features and Bit Description |  | SPl4 | SPl3 |
| :---: | :---: | :---: | :---: | :---: | :---: | | POR |
| :---: |
| Value | \right\rvert\,

Figure 67:
Cell7 Voltage MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 14$ | cell7_volt_msb_reg | Cell7 voltage measured. 4 most significant bits of 12-bit ADC code of Cell7 |  | R | R | $\begin{gathered} \text { 0000_0000 } \\ \text { POR_V5V } \end{gathered}$ |
|  |  | D3:D0 | Bit11 to Bit8 of ADC code |  |  |  |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 68:
Temperature Input1 LSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 15$ | temp_in1_lsb_reg | Temperature sensor input1 measured. 8 least significant bits of 12-bit ADC code of temperature input1. |  | R | R | $\begin{gathered} \text { 0000_0000 } \\ \text { POR_V5V } \end{gathered}$ |
|  |  | D7:D0 | Bit7 to Bit0 of ADC code |  |  |  |

Figure 69:
Temperature Input1 MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 16$ | temp_in1_msb_reg | Temperature sensor input1 measured. 4 most significant bits of 12-bit ADC code of temperature input1. |  | R | R | $\begin{gathered} \text { 0000_0000 } \\ \text { POR_V5V } \end{gathered}$ |
|  |  | D3:D0 | Bit11 to Bit8 of ADC code |  |  |  |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 70:
Temperature Input2 LSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SP13 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 17$ | temp_in2_lsb_reg | Temperature sensor input2 measured. 8 least significant bits of 12-bit ADC code of temperature input1. |  | R | R | $\begin{gathered} \text { 0000_0000 } \\ \text { POR V5V } \end{gathered}$ |
|  |  | D7:D0 | Bit7 to Bit0 of ADC code |  |  |  |

Figure 71:
Temperature Input2 MSB Register

| Address | Register Name | $\begin{array}{c}\text { Features and Bit Description }\end{array}$ |  | SPI4 | SPI3 |
| :---: | :---: | :---: | :---: | :---: | :---: | \(\left.\begin{array}{c}POR <br>

Value\end{array}\right]\)

Figure 72:
SPI3 Status Register

| Address | Register Name | Features and Bit Description |  | SPI4 | SPI3 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x19 | spi3_sts_reg | This register has status of the latest SPI3 operation. |  | R | R | $\begin{aligned} & \text { O000_0000 } \\ & \text { POR_V5V } \end{aligned}$ |
|  |  | D0 | $0 \rightarrow$ No CRC error. <br> $1 \rightarrow$ CRC error for data from <br> Master to Slave |  |  |  |
|  |  | D1 | $0 \rightarrow$ No CRC error. <br> $1 \rightarrow$ CRC error for data from Slave to Master |  |  |  |
|  |  | D2 | $\mathbf{0} \rightarrow$ Start address allocation process write pass $1 \rightarrow$ Start address allocation process write fail |  |  |  |
|  |  | D7:D3 | Reserved |  |  |  |

## Configuration and 3-Wire SPI Interface Related Registers

Figure 73:
Device Address for Address Allocation Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 1 \mathrm{~A}$ | dadd_for_allc_reg | The device address for address allocation. In the address allocation process the $\mu \mathrm{C}$ writes top device address in this register. Address " 00000 " is reserved as broadcast address. |  | R/W | R/W | $\begin{aligned} & \text { O000_0000 } \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D5:D0 | Device address |  |  |  |

Figure 74:
Allocated Device Address Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 1 \mathrm{~B}$ | allcd_dev_add_reg | Final device address after address allocation process is completed |  | R | R | $\begin{aligned} & \text { 0000_0000 } \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D5:D0 | Device address |  |  |  |
|  |  | D7:D6 | Reserved |  |  |  |

Figure 75:
Device Configuration Setting Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1C | dev_cnfg_setg_reg | Selects SPI3 frequency of operation. |  | R/W |  |  |
|  |  | D1:D0 | $\begin{aligned} & \mathbf{0 0} \rightarrow 5 \mathrm{KHz} \\ & \mathbf{0 1} \rightarrow 20 \mathrm{KHz} \\ & \mathbf{1 0} \rightarrow 40 \mathrm{KHz} \\ & \mathbf{1 1} \rightarrow \text { Reserved } \end{aligned}$ |  | - | $\begin{aligned} & \text { 0000_0000 } \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D7:D2 | Reserved |  |  |  |

Figure 76:
Temperature Threshold Setting Register

| Address | Register Name | Features and Bit Description |  |  |  |  |  |  | SP14 | SP13 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 1 \mathrm{D}$ | $\begin{gathered} \text { tflg_tshld_setg } \\ \text { _reg } \end{gathered}$ | Sets over-temperature warning flag and shutdown flag threshold. |  |  |  |  |  |  | R/W | R/W | $\begin{aligned} & \text { XXXX } \\ & \text { XXXX } \\ & \text { POR- } \\ & \text { VSUP } \end{aligned}$ |
|  |  | D3:D0 | Over te thresho | mpera <br> old sele | ature w ection | warning |  |  |  |  |  |
|  |  |  | Code | Value | Code | Value | Code | Value |  |  |  |
|  |  |  | 0000 | 3.165 | 0110 | 3.561 | 1100 | 3.957 |  |  |  |
|  |  |  | 0001 | 3.231 | 0111 | 3.627 | 1101 | 4.023 |  |  |  |
|  |  |  | 0010 | 3.297 | 1000 | 3.693 | 1110 | 4.089 |  |  |  |
|  |  |  | 0011 | 3.363 | 1001 | 3.759 | 1111 | 4.155 |  |  |  |
|  |  |  | 0100 | 3.429 3.495 | 1010 | 3.825 3.891 | - | - |  |  |  |
|  |  |  | 0101 | 3.495 | 1011 | 3.891 | - | - |  |  |  |
|  |  | D7:D4 | Over temperature shutdown flag threshold selection |  |  |  |  |  |  |  |  |
|  |  |  | Code | Value | Code | Value | Code | Value |  |  |  |
|  |  |  | 0000 | 3.165 | 0110 | 3.561 | 1100 | 3.957 |  |  |  |
|  |  |  | 0001 | 3.231 | 0111 | 3.627 | 1101 | 4.023 |  |  |  |
|  |  |  | 0010 | 3.297 | 1000 | 3.693 | 1110 | 4.089 |  |  |  |
|  |  |  | 0011 | 3.363 | 1001 | 3.759 | 1111 | 4.155 |  |  |  |
|  |  |  | 0100 | 3.429 | 1010 | 3.825 | - |  |  |  |  |
|  |  |  | 0101 | 3.495 | 1011 | 3.891 | - |  |  |  |  |

Figure 77:
Timer Control Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x1E | timer_cntl_reg | D2:D0 | $\mathbf{0 0 0} \rightarrow 25 \%$ duty cycle $001 \rightarrow 15 \%$ duty cycle $010 \rightarrow 20 \%$ duty cycle $011 \rightarrow 30 \%$ duty cycle $100 \rightarrow 35 \%$ duty cycle $101 \rightarrow 40 \%$ duty cycle $110 \rightarrow 45 \%$ duty cycle $111 \rightarrow 50 \%$ duty cycle | R/W | R/W | $\begin{aligned} & \text { 0000_0000 } \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D4:D3 | $00 \rightarrow 1$ s time slot $01 \rightarrow 8$ s time slot $10 \rightarrow 16 \mathrm{~s}$ time slot $11 \rightarrow 32$ s time slot |  |  |  |
|  |  | D6:D5 | $\begin{aligned} & \mathbf{0 0} \rightarrow 100 \mathrm{KHz} \\ & \mathbf{0 1} \rightarrow 25 \mathrm{KHz} \\ & \mathbf{1 0} \rightarrow 50 \mathrm{KHz} \\ & \mathbf{1 1} \rightarrow 200 \mathrm{KHz} \end{aligned}$ |  |  |  |
|  |  | D7 | $\mathbf{0} \rightarrow 5$ clock cycles for comparator $1 \rightarrow 15$ clock cycles for comparator |  |  |  |

Figure 78:
Reference DAC Code LSB Register

| Address | Register Name | Features and Bit Description | SPl4 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 1 \mathrm{~F}$ | ref_dcod_Isb_reg | Least Significant byte of 12-bit DAC <br> code for setting reference voltage. | R/W | R/W | 0000_0000 <br> POR_VSUP |
|  | D7:D0 | Bit7 to Bit0 of DAC <br> code | R/W |  |  |

Figure 79:
Reference DAC Code MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 20$ | ref_dcod_msb_reg | Most Significant byte of 12-bit DAC code for setting reference voltage. |  | R/W | R/W |  |
|  |  | D3:D0 | Bit11 to Bit8 of DAC code |  |  | $\begin{aligned} & \text { 0000_0000 } \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 80:
Higher Limit DAC Code LSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 21$ | hlmt_dcod_Isb_reg | Least Significant byte of 12-bit DAC code for setting high limit voltage. |  | R/W | R/W | $\begin{aligned} & 0000 \_0000 \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D7:D0 | Bit7 to Bit0 of DAC code |  |  |  |

Figure 81:
Higher Limit DAC Code MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPl3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 22$ | hlmt_dcod_msb_reg | Most Significant byte of 12-bit DAC code for setting high limit voltage. |  | R/W | R/W |  |
|  |  | D3:D0 | Bit11 to Bit8 of DAC code |  |  | $\begin{aligned} & \text { 0000_0000 } \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 82:
Lower Limit DAC Code LSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SP13 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 23$ | llmt_dcod_Isb_reg | Least Significant byte of 12-bit DAC code for setting low limit voltage. |  | R/W | R/W | $\begin{aligned} & \text { 0000_0000 } \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D7:D0 | Bit7 to Bit0 of DAC code |  |  |  |

Figure 83:
Lower Limit DAC Code MSB Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 24$ | Ilmt_dcod_msb_reg | Most Significant byte of 12-bit DAC code for setting low limit voltage. |  | R/W | R/W | $\begin{aligned} & \text { 0000_0000 } \\ & \text { POR_VSUP } \end{aligned}$ |
|  |  | D3:D0 | Bit11 to Bit8 of DAC code |  |  |  |
|  |  | D7:D4 | Reserved |  |  |  |

Figure 84:
Device Address and Broadcast Command SPI Operation Register


Figure 85:
SPI Operation Register Address Register

| Address | Register Name | Features and Bit Description | SP14 | SPI3 | $\begin{array}{c}\text { POR } \\ \text { Value }\end{array}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 26$ | spop_reg_add_reg | $\begin{array}{l}\text { Address of register to be accessed } \\ \text { during 3-wire read/write operation in } \\ \text { the device selected in } \\ \text { spop_dadd_bcmd_reg }\end{array}$ | D6:D0 | $\begin{array}{l}\text { Address of Register to } \\ \text { be accessed (R/W) }\end{array}$ | R/W | \(\left.$$
\begin{array}{c}\text { - }\end{array}
$$ \begin{array}{c}0000_0000 <br>

POR_V5V\end{array}\right]\)

Figure 86:
SPI Write Operation Data Register

| Address | Register Name | Features and Bit Description |  | SPI4 | SPI3 |
| :---: | :---: | :---: | :---: | :---: | :---: | \(\left.\begin{array}{c}POR <br>

Value\end{array}\right]\)

Figure 87:
SPI3 Command Register


Figure 88:
SPI Read Operation Data Register

| Address | Register Name | Features and Bit Description |  | SP14 | SPI3 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0x29 | rdop_data_reg | Read data from the register addressed by spop_reg_add_reg of device selected in spop_dadd_bemd_reg during SPI3 read operation. |  | R/W | R/W | 0000_0000 POR_VSUP |
|  |  | D7:D0 | Bit7 to Bit0 of accessed register (accessible only in Master mode) |  |  |  |

Figure 89:
Feature Selection Register 1


Figure 90:
Feature Selection Register 2

| Address | Register Name | Features and Bit Description |  | SPI4 | SPI3 | POR Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0×2B | feat_sel_reg_2 | Feature selection register2. |  | R/W |  |  |
|  |  | D1:D0 | FD_OUT pad configuration $10 \rightarrow$ Optocoupler driver $11 \rightarrow$ Normal Pad |  | - | $\begin{gathered} \text { O000_0010 } \\ \text { POR_V5V } \end{gathered}$ |
|  |  | D7:D2 | Reserved |  |  |  |

Note: Registers from address $0 \times 2 \mathrm{C}$ to $0 \times 2 \mathrm{~F}$ are 'Reserved'.

## OTP Reflection Registers

Figure 91:
OTP Reflection Register 1

| Address | Register Name | Features and Bit Description |  | SPl4 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 30$ | otp_refln_reg_1 | D7:D0 | OTP bits [0:7] <br> Chip ID [0:7] | R | R | 0000_0000 <br> POR_V5V |

Figure 92:
OTP Reflection Register 2

| Address | Register Name | Features and Bit Description |  | SPI4 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 31$ | otp_refln_reg_2 | D7:D0 | OTP bits [8:15] <br> Chip ID [8:15] | $R$ | R | 0000_0000 <br> POR_V5V |

Figure 93:
OTP Reflection Register 3

| Address | Register Name | Features and Bit Description |  | SPI4 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :--- | :---: | :---: | :---: |
| $0 \times 32$ | otp_refIn_reg_3 | D7:D0 | OTP bits [16:23] <br> Chip ID [16:18], OTP bits <br> $[19: 23]$ | R | R | 0000_0000 <br> POR_V5V |

Figure 94:
OTP Reflection Register 4

| Address | Register Name | Features and Bit Description |  | SP14 | SPl3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 33$ | otp_refln_reg_4 | D7:D0 | OTP bits [24:31] | R | R | 0000_0000 <br> POR_V5V |

Figure 95:
OTP Reflection Register 5

| Address | Register Name | Features and Bit Description |  | SPl4 | SPl3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 34$ | otp_refln_reg_5 | D7:D0 | OTP bits [32:39] | R | R | 0000_0000 <br> POR_V5V |

Figure 96:
OTP Reflection Register 6

| Address | Register Name | Features and Bit Description |  | SPl4 | SPl3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 35$ | otp_refln_reg_6 | D7:D0 | OTP bits [40:47] | R | R | $0000 \_0000$ <br> POR_V5V |

Figure 97:
OTP Reflection Register 7

| Address | Register Name | Features and Bit Description |  | SPI4 | SPI3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 36$ | otp_refln_reg_7 | D7:D0 | OTP bits [48:55] | $R$ | $R$ | 0000_0000 <br> POR_V5V |

Figure 98:
OTP Reflection Register 8

| Address | Register Name | Features and Bit Description |  | SPl4 | SPl3 | POR <br> Value |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $0 \times 37$ | otp_refln_reg_8 | D7:D0 | OTP bits [56:63] | R | R | 0000_0000 <br> POR_V5V |

## Note(s) and/or Footnote(s):

1. Registers from address $0 \times 38$ to $0 \times 39$ are 'Reserved'.
2. Registers from address $0 \times 3 \mathrm{~A}$ to $0 \times 4 \mathrm{E}$ are OTP and Test registers. These are for factory use.

## Application Information

Figure 99:
Application Schematic with Single Device


## Passive balance

Passive balance is to dissipate the energy from the cell with the higher cell voltage to the reference value (average of the stack e.g. max cell voltage in constant voltage charge phase or mean cell voltage as genertaed by resitor divider).

Resistor value should be selected based on the cell chemistry and voltage limits. Maximum current capability of internal shuttle switch is 100 mA . Internal resistance of the shuttle switch typically is $5 \Omega$..

## Active balance

In the active balance device charge the cells which are lower than the reference voltage. This is a method of charge transfer from the stack to the cell.

Flyback converter is used for this charge transfer. Active balancing mode need to be enabled by factory setting. It is not available for the default ASSP.

## Flyback Converter (with external Transformer)

The high-efficiency, high-voltage, DC-DC Flyback converter delivers current of 100 mA to the lithium ion cell when the secondary side of the Flyback transformer is connected to the cell terminals. This also gives the isolation between the primary supply and the load cell. The Flyback converter is designed to charge the lithium-ion battery cells during the balancing mode of the IC. It consists of a PWM waveform generator with variable duty cycle and a driver. This driver can drive an external MOSFET, (or) the optocoupler, (or) an isolation device based on the requirement. During the ON-state of the PWM waveform, the primary side of the Flyback transformer conducts and stores the energy. In the other phase the stored energy in the secondary is transferred to the cell which will be connected to the secondary side of the transformer. The converter always works in discontinuous current mode (DCM).

The advantages of this type of control system can be summarized as following:

- High-efficiency even at light load
- Intrinsically stable
- Simplicity

Figure 100: External Components

| Component | Manufacturer Part Number | Manufacturer |
| :---: | :---: | :---: |
| Transformer | WE-FLEX 749196111 | WURTH ELECTRONICS |
| Optocoupler | ACPL-M72T-000E | AVAGO TECHNOLOGIES |

Figure 101:
Application with Opto-Coupler/ Isolation Device


Caution: In the application it's recommended to connect the AS8506 devices stacked first and connect the battery stack from bottom to top in sequence to avoid any possible damage of the system. While removing the battery pack its strictly recommended to remove the battery pack from the top. Removing the battery pack from bottom will damage the system.

Figure 102:
Application Schematic


Caution: In the application it's recommended to connect the AS8506 devices stacked first and connect the battery stack from bottom to top in sequence to avoid any possible damage of the system. While removing the battery pack its strictly recommended to remove the battery pack from the top. Removing the battery pack from bottom will damage the system.

Figure 103:
Application with Opto-Coupler Device Stackable to Higher Numbers


## Package Drawings \& Markings The AS8506 device is available in a 40 -pin MLF ( $6 \times 6$ ) package.

Figure 104:
AS8506 Package Drawings and Dimensions



DETAIL A


EVENIODD TERMINAL SIDE
DETAIL B



| Symbol | Min | Nom | Max |
| :---: | :---: | :---: | :---: |
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0 | 0.02 | 0.05 |
| A2 | - | 0.65 | 1.00 |
| A3 | 0.20 REF |  |  |
| L | 0.30 | 0.40 | 0.50 |
| L1 | 0.05 | 0.15 | 0.25 |
| L2 | 0.05 | 0.10 | 0.15 |
| $\Theta$ | $0^{\circ}$ | - | $14^{\circ}$ |
| b | 0.20 | 0.25 | 0.30 |
| b1 | 0.10 | 0.15 | 0.20 |
| D | 6.00 BSC |  |  |
| E | 6.00 BSC |  |  |


| Symbol | Min | Nom | Max |
| :---: | :---: | :---: | :---: |
| e | 0.50 BSC |  |  |
| D 1 | 5.75 BSC |  |  |
| E1 | 5.75 BSC |  |  |
| D2 | 4.40 | 4.50 | 4.60 |
| E2 | 4.40 | 4.50 | 4.60 |
| aaa | - | 0.15 | - |
| bbb | - | 0.10 | - |
| ccc | - | 0.10 | - |
| ddd | - | 0.05 | - |
| eee | - | 0.08 | - |
| fff | - | 0.10 | - |
| N |  | 40 |  |

## Note(s) and/or Footnote(s):

1. Dimensions and toleranceing conform to ASME Y14.5M. - 1994.
2. All dimensions are in millimeters (angles in degrees).
3. Bilateral coplanarity zone applies to the exposed pad as well as the terminal.
4. Radius on terminal is optional.
5. N is the number of terminals.

Figure 105:
AS8506 Packaging Code YYWWXZZ

| YY | WW | I | ZZ |
| :---: | :---: | :---: | :---: |
| Last two digits of the year | Manufacturing week | Plant identifier | Assembly traceability code |

The AS8506C device is available in a 40-pin MLF (6x6) package.

Figure 106:
AS8506C Package Drawings and Dimensions


DETAIL A


Note: ' $\mathbf{A}$ ' is for active balancing and default is Passive Balancing.


EVEN/ODD TERMINAL SIDE
DETAIL B


| Symbol | Min | Nom | Max |
| :---: | :---: | :---: | :---: |
| A | 0.80 | 0.90 | 1.00 |
| A1 | 0 | 0.02 | 0.05 |
| A2 | - | 0.65 | 1.00 |
| A3 | 0.20 REF |  |  |
| L | 0.30 | 0.40 | 0.50 |
| L1 | 0.05 | 0.15 | 0.25 |
| L2 | 0.05 | 0.10 | 0.15 |
| $\Theta$ | $0^{\circ}$ | - | $14^{\circ}$ |
| b | 0.20 | 0.25 | 0.30 |
| b1 | 0.10 | 0.15 | 0.20 |
| D | 6.00 BSC |  |  |
| E | 6.00 BSC |  |  |


| Symbol | Min | Nom | Max |
| :---: | :---: | :---: | :---: |
| e | 0.50 BSC |  |  |
| D1 | 5.75 BSC |  |  |
| E1 | 5.75 BSC |  |  |
| D2 | 4.40 | 4.50 | 4.60 |
| E2 | 4.40 | 4.50 | 4.60 |
| aaa | - | 0.15 | - |
| bbb | - | 0.10 | - |
| ccc | - | 0.10 | - |
| ddd | - | 0.05 | - |
| eee | - | 0.08 | - |
| fff | - | 0.10 | - |
| N |  | 40 |  |

## Note(s) and/or Footnote(s):

1. Dimensions and toleranceing conform to ASME Y14.5M. - 1994.
2. All dimensions are in millimeters (angles in degrees).
3. Bilateral coplanarity zone applies to the exposed pad as well as the terminal.
4. Radius on terminal is optional.
5. N is the number of terminals.

Figure 107:
AS8506C Packaging Code YYWWXZZ

| YY | WW | I | ZZ |
| :---: | :---: | :---: | :---: |
| Last two digits of the year | Manufacturing week | Plant identifier | Assembly traceability code |

## RoHS Compliant \& ams Green Statement

RoHS: The term RoHS compliant means that ams products fully comply with current RoHS directives. Our semiconductor products do not contain any chemicals for all 6 substance categories, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, RoHS compliant products are suitable for use in specified lead-free processes.
ams Green (RoHS compliant and no Sb/Br): ams Green defines that in addition to RoHS compliance, our products are free of Bromine ( Br ) and Antimony (Sb) based flame retardants ( Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material).

Important Information: The information provided in this statement represents ams knowledge and belief as of the date that it is provided. ams bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. ams has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. ams and ams suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

Ordering \& Contact Information
The devices are available as the standard products shown in Ordering Information.

Figure 108:
Ordering Information

| Ordering Code | Description | Delivery Form | Package | Reel Size |
| :---: | :---: | :---: | :---: | :---: |
| AS8506-BQFP | Monitor and balancer IC | Tape and reel | $40-$ pin MLF (6x6) | 4000 |
| AS8506-BQFM | Monitor and Balancer IC | Tape and Reel | 40 -Pin MLF (6x6) | 1000 |
| AS8506C-BQFP $^{(1)}$ | Monitor and Balancer IC | Tape and Reel | $40-$ Pin MLF (6x6) | 4000 |
| AS8506C-BQFM $^{(1)}$ | Monitor and Balancer IC | Tape and Reel | $40-$ Pin MLF (6x6) | 1000 |

## Note(s) and/or Footnote(s):

1. Non-automotive Version without AECQ 100 Qualification.

Buy our products or get free samples online at: www.ams.com/ICdirect

Technical Support is available at:
www.ams.com/Technical-Support
For further information and requests, e-mail us at: ams_sales@ams.com

For sales offices, distributors and representatives, please visit: www.ams.com/contact

## Headquarters

ams AG
Tobelbaderstrasse 30
8141 Unterpremstaetten
Austria, Europe

Tel: +43 (0) 31365000
Website: www.ams.com

## Copyrights \& Disclaimer

Copyright ams AG, Tobelbader Strasse 30, 8141
Unterpremstaetten, Austria-Europe. Trademarks Registered. All rights reserved. The material herein may not be reproduced, adapted, merged, translated, stored, or used without the prior written consent of the copyright owner.

Devices sold by ams AG are covered by the warranty and patent indemnification provisions appearing in its Term of Sale. ams AG makes no warranty, express, statutory, implied, or by description regarding the information set forth herein. ams AG reserves the right to change specifications and prices at any time and without notice. Therefore, prior to designing this product into a system, it is necessary to check with ams AG for current information. This product is intended for use in commercial applications. Applications requiring extended temperature range, unusual environmental requirements, or high reliability applications, such as military, medical life-support or life-sustaining equipment are specifically not recommended without additional processing by ams AG for each application. This Product is provided by ams "AS IS" and any express or implied warranties, including, but not limited to the implied warranties of merchantability and fitness for a particular purpose are disclaimed.
ams AG shall not be liable to recipient or any third party for any damages, including but not limited to personal injury, property damage, loss of profits, loss of use, interruption of business or indirect, special, incidental or consequential damages, of any kind, in connection with or arising out of the furnishing, performance or use of the technical data herein. No obligation or liability to recipient or any third party shall arise or flow out of ams AG rendering of technical or other services.

## Reference Guide

Absolute Maximum Ratings

## 38 Device Interface

38 Serial Peripheral Interface
39 SPI Write Operation
41 SPI Read Operation
43 Address Allocation Process
46 Communication to Slaves
46 Broadcast Communication
47 Communication with Individual Slave
47 Write operation.
48 Read operation.
49 SPI Timing Diagrams
50 SPI Protocol
51 System Timings
52 Register Space Description
52 Status Registers
65 Configuration and 3-Wire SPI Interface Related Registers
73 OTP Reflection Registers

## 76 Application Information

77 Passive balance
77 Active balance
77 Flyback Converter (with external Transformer)
81 Package Drawings \& Markings
85 RoHS Compliant \& ams Green Statement
86 Ordering \& Contact Information
87 Copyrights \& Disclaimer

