New Jersey Semi-Conductor Products, Inc.

20 STERN AVE. SPRINGFIELD, NEW JERSEY 07081 U.S.A. TELEPHONE: (973) 376-2922

(212) 227-6005

FAX: (973) 376-8960


MTP50N06V

TMOS V[™] Power Field Effect Transistor N-Channel Enhancement-Mode Silicon Gate

TMOS V is a new technology designed to achieve an on–resistance area product about one–half that of standard MOSFETs. This new technology more than doubles the present cell density of our 50 and 60 volt TMOS devices. Just as with our TMOS E–FET designs, TMOS V is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching applications in power supplies, converters and power motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating areas are critical and offer additional safety margin against unexpected voltage transients.



TMOS POWER FET 42 AMPERES 60 VOLTS RDS(on) = 0.028 OHM



New Features of TMOS V

- On-resistance Area Product about One-half that of Standard MOSFETs with New Low Voltage, Low RDS(on) Technology
- · Faster Switching than E-FET Predecessors

Features Common to TMOS V and TMOS E-FETS

- · Avalanche Energy Specified
- IDSS and VDS(on) Specified at Elevated Temperature
- Static Parameters are the Same for both TMOS V and TMOS E-FET

MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	VDSS	60	Vdc
Drain–Gate Voltage (RGS = 1.0 M Ω)	VDGR	60	Vdc
Gate–Source Voltage — Continuous — Non–Repetitive (t _p ≤ 10 ms)	V _G s V _G sM	± 20 ± 25	Vđc Vpk
Drain Current — Continuous @ 25°C — Continuous @ 100°C — Single Pulse (t _p ≤ 10 μs)	ID ID	42 30 147	Adc Apk
Total Power Dissipation @ 25°C Derate above 25°C	PD	125 0.83	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 175	°C
Single Pulse Drain–to–Source Avalanche Energy — Starting T_J = 25°C (V_{DD} = 25 Vdc, V_{GS} = 10 Vdc, I_L = 42 Apk, L = 0.454 μ H, R_G = 25 Ω)	EAS	400	mJ
Thermal Resistance — Junction to Case — Junction to Ambient	Rejc Reja	1.2 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	TL	260	°C

NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However, NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.

MTP50N06V

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
FF CHARACTERISTICS						1
Drain–Source Breakdown Voltage (V _{GS} = 0 Vdc, I _D = 250 μAdc) Temperature Coefficient (Positive)	V(BR)DSS	60 —	<u> </u>	_	Vdc mV/°C
Zero Gate Voltage Drain Current (VDS = 60 Vdc, VGS = 0 Vdc) (VDS = 60 Vdc, VGS = 0 Vdc, TJ = 150°C)		IDSS	<u>-</u>		10 100	μAdc
Gate-Body Leakage Current (VGS = ± 20 Vdc, VDS = 0)		lgss			100	nAdc
ON CHARACTERISTICS (1)						Υ
Gate Threshold Voltage (V _{DS} = V _{GS} , I _D = 250 μAdc) Temperature Coefficient (Negativ	e)	VGS(th)	2.0 —	2.7 3.0	4.0 —	Vdc mV/°C
Static Drain-Source On-Resistance	e (V _{GS} = 10 Vdc, I _D = 21 Adc)	R _{DS(on)}	_	0.025	0.028	Ohm
Drain-Source On-Voltage (VGS = (I _D = 42 Adc) (I _D = 21 Adc, T _J = 150°C)	10 Vdc)	V _{DS(on)}	_ 	1.4	1.7 1.6	Vdc
Forward Transconductance (VDS =	6.25 Vdc, I _D = 20 Adc)	9FS	16	23	_	mhos
DYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	_	1644	2320	pF
Output Capacitance	(V _{DS} = 25 Vdc, V _{GS} = 0 Vdc, f = 1.0 MHz)	Coss	_	465	660	
Reverse Transfer Capacitance		C _{rss}		112	230	
SWITCHING CHARACTERISTICS (2)					
Turn-On Delay Time		^t d(on)	_	12	20	ns
Rise Time	(V _{DD} = 25 Vdc, I _D = 42 Adc, V _{GS} = 10 Vdc, R _G = 9.1 Ω)	t _r	_	122	250	
Turn-Off Delay Time		^t d(off)	_	64	110	
Fall Time		t _f	_	54	90	
Gate Charge (See Figure 8)	(V _{DS} = 48 Vdc, I _D = 42 Adc, V _{GS} = 10 Vdc)	QT	_	47	70	nC
		Q ₁	_	9	_	
		Q ₂	_	21	_	
		Q ₃	_	16	_	
SOURCE-DRAIN DIODE CHARAC	TERISTICS					
Forward On-Voltage (1)	(I _S = 42 Adc, V _{GS} = 0 Vdc) (I _S = 42 Adc, V _{GS} = 0 Vdc, T _J = 150°C)	V _{SD}		1.06 0.99	2.5 —	Vdc
Reverse Recovery Time (See Figure 14)	(I _S = 42 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs)	t _{rr}		84	T -	ns
		ta		73	_	
		t _b	_	11		
Reverse Recovery Stored Charge		Q _{RR}	-	0.28	_	μС
NTERNAL PACKAGE INDUCTANO	E	*				
Internal Drain Inductance (Measured from contact screw or (Measured from the drain lead 0.	n tab to center of die) 25" from package to center of die)	LD		3.5 4.5	_	nH
Internal Source Inductance	0.25" from package to source bond pad)	LS	_	7.5	_	nH