FAIRCHILD SEMICONDUCTOR®

January 2014

FDBL86210_F085

N-Channel Power Trench® MOSFET

150V, 169A, 6.3mΩ

Features

- Typ $r_{DS(on)}$ = 5mΩ at V_{GS} = 10V, I_D = 80A
- Typ $Q_{g(tot)}$ = 70nC at V_{GS} = 10V, I_D = 80A
- UIS Capability
- RoHS Compliant
- Qualified to AEC Q101

Applications

- Automotive Engine Control
- Powertrain Management
- Solenoid and Motor Drivers
- Integrated Starter/alternator
- Primary Switch for 12V Systems



For current package drawing, please refer to the Fairchild website at www.fairchildsemi.com/packaging

MOSFET Maximum Ratings T_J = 25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V_{DSS}	Drain to Source Voltage		150	V
V_{GS}	Gate to Source Voltage		±20	V
I_D	Drain Current - Continuous (V_{GS}=10) (Note 1)	T_C = 25°C	169	A
	Pulsed Drain Current	T_C = 25°C	See Figure4	
E_{AS}	Single Pulse Avalanche Energy	(Note 2)	502	mJ
P_D	Power Dissipation		500	W
	Derate above 25°C		3.3	W/°C
T_J, T_{STG}	Operating and Storage Temperature		-55 to + 175	°C
$R_{\theta JC}$	Thermal Resistance Junction to Case		0.3	°C/W
$R_{\theta JA}$	Maximum Thermal Resistance Junction to Ambient	(Note 3)	43	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDBL86210	FDBL86210_F085	MO-299A	-	-	-

Notes:
1: Current is limited by junction temperature.
2: Starting T_J = 25°C, L = 0.24mH, I_{AS} = 64A, V_{DD} = 100V during inductor charging and V_{DD} = 0V during time in avalanche
3: $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. $R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$is determined by the user's board design. The maximum rating presented here is based on mounting on a 1 in^2 pad of 2oz copper.

©2013 Fairchild Semiconductor Corporation

Electrical Characteristics T_J = 25°C unless otherwise noted

Symbol	Parameter	Test Conditions		Min	Typ	Max	Units
Off Characteristics							
B_{VDSS}	Drain to Source Breakdown Voltage	I_D = 250μA, V_{GS} = 0V		150	-	-	V
I_{DSS}	Drain to Source Leakage Current	V_{DS} = 150V, V_{GS} = 0V	T_J = 25°C	-	-	1	μA
			T_J = 175°C(Note 4)	-	-	1	mA
I_{GSS}	Gate to Source Leakage Current	V_{GS} = ±20V		-	-	±100	nA
On Characteristics							
$V_{GS(th)}$	Gate to Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 250μA		2.0	2.8	4.0	V
$r_{DS(on)}$	Drain to Source On Resistance	I_D = 80A, V_{GS} = 10V	T_J = 25°C	-	5	6.3	mΩ
			T_J = 175°C(Note 4)	-	14	17.5	mΩ
Dynamic Characteristics							
C_{iss}	Input Capacitance	V_{DS} = 75V, V_{GS} = 0V, f = 1MHz		-	5805	-	pF
C_{oss}	Output Capacitance			-	536	-	pF
C_{rss}	Reverse Transfer Capacitance			-	16	-	pF
R_g	Gate Resistance	f = 1MHz		-	2.2	-	Ω
$Q_{g(ToT)}$	Total Gate Charge at 10V	V_{GS} = 0 to 10V	V_{DD} = 75V, I_D = 80A	-	70	90	nC
$Q_{g(th)}$	Threshold Gate Charge	V_{GS} = 0 to 2V		-	10.5	13	nC
Q_{gs}	Gate to Source Gate Charge			-	32.5	-	nC
Q_{gd}	Gate to Drain “Miller“ Charge			-	10	-	nC

Switching Characteristics

t_{on}	Turn-On Time	V_{DD} = 75V, I_D = 80A, V_{GS} = 10V, R_{GEN} = 6Ω	-	-	80	ns
$t_{d(on)}$	Turn-On Delay Time		-	39	-	ns
t_r	Rise Time		-	30	-	ns
$t_{d(off)}$	Turn-Off Delay Time		-	70	-	ns
t_f	Fall Time		-	23	-	ns
t_{off}	Turn-Off Time		-	-	130	ns

Drain-Source Diode Characteristics

V_{SD}	Source to Drain Diode Voltage	I_{SD} =80A, V_{GS} = 0V	-	-	1.25	V
		I_{SD} = 40A, V_{GS} = 0V	-	-	1.2	V
T_{rr}	Reverse Recovery Time	I_F = 80A, dI_{SD}/dt = 100A/μs, V_{DD}=120V	-	108	125	ns
Q_{rr}	Reverse Recovery Charge		-	323	467	nC

Notes:

4: The maximum value is specified by design at T_J = 175°C. Product is not tested to this condition in production.

Typical Characteristics



Figure 5. Forward Bias Safe Operating Area



NOTE: Refer to Fairchild Application Notes AN7514 and AN7515

Figure 6. Unclamped Inductive Switching Capability



Figure 7. Transfer Characteristics



Figure 8. Forward Diode Characteristics



Figure 9. Saturation Characteristics



Figure 10. Saturation Characteristics

Typical Characteristics



Figure 11. Rdson vs Gate Voltage



Figure 12. Normalized Rdson vs Junction Temperature



Figure 13. Normalized Gate Threshold Voltage vs Temperature



Figure 14. Normalized Drain to Source Breakdown Voltage vs Junction Temperature



Figure 15. Capacitance vs Drain to Source Voltage



Figure 16. Gate Charge vs Gate to Source Voltage