SEMICONDUCTOR

## LAPIS Semiconductor

FEDL9042-01
ML9042-xx
DOT MATRIX LCD CONTROLLER DRIVER

## GENERAL DESCRIPTION

The ML9042 used in combination with an 8-bit or 4-bit microcontroller controls the operation of a character type dot matrix LCD.

## FEATURES

- Easy interfacing with an 8-bit or 4-bit microcontroller
- Switchable between serial and parallel interfaces
- Dot-matrix LCD controller driver for a $5 \times 8$ dot font
- Built-in circuit allowing automatic resetting at power-on
- Built-in 17 common signal drivers and 100 segment signal drivers
- Two built-in character generator ROMs each capable of generating 240 characters ( $5 \times 8$ dots) The character generator ROM can be selected by bank switching (ROM1S) pin.
- Creation of character patterns by programming: up to 8 character patterns ( $5 \times 8$ dots)
- Built-in RC oscillation circuit using external or internal resistors
- Program-selectable duties

When ABE bit is "L": $1 / 8$ duty ( 1 line: $5 \times 8$ dots), or $1 / 16$ duty ( 2 lines: $5 \times 8$ dots)
When ABE bit is " H ": $1 / 9$ duty ( 1 line: $5 \times 8$ dots + arbitrator), or $1 / 17$ duty ( 2 lines: $5 \times 8$ dots + arbitrator)

- Cursor display
- Built-in bias dividing resistors to drive the LCD
- Bi-directional transfer of segment outputs
- Bi-directional transfer of common outputs
- 100-dot arbitrator display
- Line display shifting
- Built-in voltage multiplier circuit
- Gold Bump Chip

ML9042-xx CVWA/DVWA
*xx indicates a character generator ROM code number.
*01, 11 and 21 indicate general character generator ROM code numbers.
CVWA indicates a bump chip with high hardness, and DVWA indicates a bump chip with low hardness.

## BLOCK DIAGRAM



## I/O CIRCUITS



Applied to pins $T_{1}, T_{2}$, and $T_{3}$


Applied to pins RW/SI, $\mathrm{RS}_{1}$, and RS $/$ /CSB


Applied to pins E/SHTB, SP, ROM1S, and BE


Applied to pins $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$

## PIN DESCRIPTIONS

| Symbol | Description |  |  |
| :---: | :---: | :---: | :---: |
| RW/SI | The input pin with a pull-up resistor to select Read ("H") or Write ("L") in the Parallel I/F Mode. <br> The pin to input data in the Serial I/F Mode. Each instruction code and each data are read in by the rising edge of the E/SHTB signal. |  |  |
|  | The input pins with a pull-up resistor to select a register in the Parallel I/F Mode. |  |  |
|  | RS ${ }_{1}$ | RS $/$ /CSB | Name of register |
|  | H | H | Data register |
| RSo/CSB, RS ${ }_{1}$ | H | L | Instruction register |
|  | L | L | Expansion Instruction register |
|  | The RSo/CSB pin is configured as a chip enable input in the Serial I/F Mode. Setting the RSo/CSB pin to "L" allows the I/F to be provided. |  |  |
| E/SHTB | The input pin for data input/output between the CPU and the ML9042 and for activating instructions in the Parallel I/F Mode. <br> This pin is configured as a shift clock input in the Serial I/F Mode. The data input to the PW/SI pin is synchronized to the rising edge of the clock, and the data output from the DB0(SO) pin is synchronized to the falling edge of the shift clock. |  |  |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{3}$ | The input/output pins to transfer data of lower-order 4 bits between the CPU and the ML9042 in the Parallel I/F Mode. The pins are not used for the 4-bit interface. <br> Only the DBO(SO) pin is configured as a data output in the Serial I/F Mode. Busy flag \& address and data are output synchronized to the falling edge of the E/SHTB signal. These pins remain pulled up when data is not output. <br> Each pin is equipped with a pull-up resistor, so this pin should be open when not used. |  |  |
| $\mathrm{DB}_{4}$ to $\mathrm{DB}_{7}$ | The input/output pins to transfer data of upper 4 bits between the CPU and the ML9042 in the Parallel I/F Mode. The pins are not used for the serial interface. Each pin is equipped with a pull-up resistor, so this pin should be open in the Serial I/F Mode when not used. |  |  |
| $\begin{gathered} \text { OSC }_{1} \\ \text { OSC }_{2} \\ \text { OSCR3 }_{\text {R }} \\ \text { OSC }_{\text {R }} \end{gathered}$ | The clock oscillation pins required for LCD drive signals and the operation of the ML9042 by instructions sent from the CPU. <br> To input external clock, the $\mathrm{OSC}_{1}$ pin should be used. The $\mathrm{OSC}_{\mathrm{R} 3}, \mathrm{OSC}_{\mathrm{R} 5}$, and $\mathrm{OSC}_{2}$ pins should be open. <br> To start oscillation with an external resistor, the resistor should be connected between the $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{2}$ pins. The $\mathrm{OSC}_{\mathrm{R} 3}$ and $\mathrm{OSC}_{\mathrm{R} 5}$ pins should be open. <br> To start oscillation at 5 V using an internal resistor, the $\mathrm{OSC}_{2}$ and $\mathrm{OSC}_{\text {R } 5}$ pins should be short-circuited outside the ML9042. The $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{\mathrm{R} 3}$ pins should be open. <br> To start oscillation at 3 V using an internal resistor, the $\mathrm{OSC}_{2}$ and $\mathrm{OSC}_{\mathrm{R} 3}$ pins should be short-circuited outside the ML9042. The OSC ${ }_{1}$ and OSC $_{\text {R5 }}$ pins should be open. <br> (The $\mathrm{OSC}_{2}$, OSC $_{\text {R3 }}$, and $\mathrm{OSC}_{\text {R }}$ pins can also be short-circuited outside the ML9042, and the $\mathrm{OSC}_{1}$ pin can be open.) |  |  |
| $\mathrm{COM}_{1}$ to $\mathrm{COM}_{17}$ | The LCD common signal output pins. <br> For $1 / 8$ duty, non-selectable voltage waveforms are output via $\mathrm{COM}_{9}$ to $\mathrm{COM}_{17}$. For $1 / 9$ duty, non-selectable voltage waveforms are output via $\mathrm{COM}_{10}$ to $\mathrm{COM}_{17}$. For 1/16 duty, a non-selectable voltage waveform is output via $\mathrm{COM}_{17}$. |  |  |
| $\mathrm{SEG}_{1}$ to $\mathrm{SEG}_{100}$ | The LCD segment signal output pins. |  |  |


| Symbol | Description |
| :---: | :---: |
| ROM1S | The input pin to switch the ROM bank. "H" selects ROM1 and "L" selects ROM0. Switching after power-on is prohibited. |
| $\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}, \mathrm{~V}_{3 \mathrm{~B}}, \mathrm{~V}_{4}$ | The pins to output bias voltages to the LCD. <br> For $1 / 4$ bias: The $V_{2}$ and $V_{3 B}$ pins are shorted. <br> For $1 / 5$ bias: The $V_{3 A}$ and $V_{3 B}$ pins are shorted. |
| BE | The input pin to enable or disable the voltage multiplier circuit. <br> "L" disables the voltage multiplier circuit. " H " enables the voltage multiplier circuit. <br> The voltage multiplier circuit doubles the input voltage between the $\mathrm{V}_{\mathrm{IN}}$ pin and the GND pin, and the multiplied voltage referenced to the GND is output to the Vout pin. The voltage multiplier circuit can be used only when generating a level higher than the $V_{D D}$. |
| TESTIN | The input pin for test circuits. Normally connect this pin to $\mathrm{V}_{\mathrm{DD}}$. |
| TESTout | The output pin for the test circuits. Normally leave this pin open. |
| $\mathrm{V}_{\text {IN }}$ | The pin to input voltage to the voltage multiplier. |
| $\mathrm{V}_{0}$, Vout | The pins to supply the LCD drive voltage. <br> The same potential as the $V_{D D}$ potential is supplied to the $V_{\text {OUt }}$ and $V_{0}$ pins when the voltage multiplier is not used ( $B E=$ " 0 " or $B E=" 1$ ", and the capacitor is not connected to the $\mathrm{V}_{\mathrm{C}}$ and $\mathrm{V}_{\mathrm{Cc}}$ pins) <br> When the voltage multiplier is used ( $B E=" 1$ "), the multiplied voltage is output to the $V_{\text {OUt }}$ pin, so that the $V_{\text {OUt }}$ pin and $V_{0}$ pin should be connected. <br> Capacitors for the voltage multiplier should be connected between the GND and the $V_{\text {оut }}$ pin. |
| $\mathrm{V}_{\mathrm{c}}$ | The pin to connect the negative pin of the capacitor for the voltage multiplier. Leave the pin open when the voltage multiplier circuit is not used. |
| $\mathrm{V}_{\mathrm{cc}}$ | The pin to connect the positive pin of the capacitor used for the voltage multiplier. Leave the pin open when the voltage multiplier circuit is not used. |
| $\mathrm{T}_{1}, \mathrm{~T}_{2}, \mathrm{~T}_{3}$ | The input pins for test circuits (normally open). Each of these pins is equipped with a pull-down resistor, so this pin should be left open. |
| $V_{D D}$ | The power supply pin. |
| GND | The ground level input pin. |
| SP | The input pin to select the serial or parallel interface. "L" selects the parallel interface. <br> " H " selects the serial interface. |
| DUMMYV ${ }_{\text {DD }}$ | The output pin to fix the adjacent input pin to the $V_{D D}$ level. Use this pin only for this purpose. |
| DUMMYGND | The output pin to fix the adjacent input pin to the GND level. Use this pin only for this purpose. |
| DUMMY | NC (No Connection) pin. |

## ABSOLUTE MAXIMUM RATINGS

(GND $=0 \mathrm{~V}$ )

| Parameter | Symbol | Condition | Rating | Unit | Applicable pins |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $V_{D D}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.5 | V | $V_{\text {DD }}$ |
| LCD Driving Voltage | $\begin{gathered} \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \\ \mathrm{~V}_{3}, \mathrm{~V}_{4}, \end{gathered}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.5 | V | $\begin{aligned} & \mathrm{V}_{\text {OUT, }} \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}, \mathrm{~V}_{3 \mathrm{~B},}, \mathrm{~V}_{4} \text {, } \\ & \text { GND } \end{aligned}$ |
| Input Voltage | $V_{1}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to $\mathrm{V}_{\mathrm{DD}}+0.3$ | V | RW/SI, E/SHTB, SP, RSo/CSB, $\mathrm{RS}_{1}$, BE, ROM1S, $\mathrm{T}_{1}$ to $\mathrm{T}_{3}, \mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}, \mathrm{~V}_{\mathrm{IN}}$ |
| Storage Temperature | TSTG | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ | - |

## RECOMMENDED OPERATING CONDITIONS

(GND = 0 V )

| Parameter | Symbol | Condition | Range | Unit | Applicable pins |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Supply Voltage | $\mathrm{V}_{\mathrm{DD}}$ | - | 2.7 to 5.5 | V | $\mathrm{~V}_{\mathrm{DD}}$ |
| LCD Driving Voltage | $\mathrm{V}_{0}$ <br> (See Note) | - | 2.7 to 5.5 | V | $\mathrm{~V}_{\text {OUT, }} \mathrm{V}_{0}$ |
| Voltage Multipler <br> Input Voltage | $\mathrm{V}_{\text {MUL }}$ | $\mathrm{BE}=" 1 "$ | 1.8 to 2.75 | V | $\mathrm{~V}_{\text {IN }}$ |
| Operating Temperature | $\mathrm{T}_{\mathrm{op}}$ | - | -40 to +85 | ${ }^{\circ} \mathrm{C}$ | - |

Note: This voltage should be applied across $\mathrm{V}_{0}$ and GND. The following voltages are output to the $\mathrm{V}_{1}$, $\mathrm{V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}\left(\mathrm{~V}_{3 \mathrm{~B}}\right)$ and $\mathrm{V}_{4}$ pins:

- $1 / 4$ bias ( $\mathrm{V}_{2}$ and $\mathrm{V}_{3 \mathrm{~B}}$ are short-circuited)
$\mathrm{V}_{1}=3 \mathrm{~V}_{0} / 4 \pm 0.15 \mathrm{~V}$
$\mathrm{V}_{2}=\mathrm{V}_{3 \mathrm{~B}}=\mathrm{V}_{0} / 2 \pm 0.15 \mathrm{~V}$
$\mathrm{V}_{4}=\mathrm{V}_{0} / 4 \pm 0.15 \mathrm{~V}$
- $1 / 5$ bias ( $\mathrm{V}_{3 \mathrm{~A}}$ and $\mathrm{V}_{3 \mathrm{~B}}$ are short-circuited)
$\mathrm{V}_{1}=4 \mathrm{~V}_{0} / 5 \pm 0.15 \mathrm{~V}$
$\mathrm{V}_{2}=3 \mathrm{~V}_{0} / 5 \pm 0.15 \mathrm{~V}$
$\mathrm{V}_{3 \mathrm{~A}}=\mathrm{V}_{3 \mathrm{~B}}=2 \mathrm{~V}_{0} / 5 \pm 0.15 \mathrm{~V}$
$\mathrm{V}_{4}=\mathrm{V}_{0} / 5 \pm 0.15 \mathrm{~V}$
The voltages at the $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}\left(\mathrm{~V}_{3 \mathrm{~B}}\right), \mathrm{V}_{4}$ and $G N D$ pins should satisfy
$V_{0}>V_{1}>V_{2}>V_{3 A}\left(V_{3 B}\right)>V_{4}>G N D$
(Higher $\leftarrow \quad \rightarrow$ Lower)
* If the chip is attached on a substrate using COG technology, the chip tends to be susceptible to electrical characteristics of the chip due to trace resistance on the glass substrate. It is recommended to use the chip by confirming that it operates on the glass substrate properly. Trace resistance, especially, $V_{D D}$ and $V_{S S}$ trace resistance, between the chip on the LCD panel and the flexible cable should be designed as low as possible. Trace resistance that cannot be very well decreased, larger size of the LCD panel, or greater trace capacitance between the microcontroller and the ML9042 device can cause device malfunction. In order to avoid the device malfunction, power noise should be reduced by serial interfacing of the microcontroller and the ML9042 device.
* Do not apply short-circuiting across output pins and across an output pin and an input/output pin or the power supply pin in the output mode.


## ELECTRICAL CHARACTERISTICS

DC Characteristics
( $\mathrm{GND}=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

|  | Symbol | Condition |  | Min. | Typ. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| "H" Input Voltage | $\mathrm{V}_{1}$ | - |  | 0.8 V DD | - | $V_{\text {DD }}$ | V | RW/SI, $\mathrm{RS}_{0} / \mathrm{CSB}, \mathrm{RS}_{1}$, E/SHTB, $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$, SP, $\mathrm{OSC}_{1}, \mathrm{BE}$, ROM1S |
| "L" Input Voltage | VIL |  |  | 0 | - | $0.2 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
| "H" Output Voltage 1 | $\mathrm{V}_{\mathrm{OH} 1}$ | $\mathrm{I}_{\mathrm{OH}}=-0.1 \mathrm{~mA}$ |  | $0.9 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | $\begin{aligned} & \mathrm{DB}_{0}(\mathrm{SO}) \text { to } \\ & \mathrm{DB}_{7} \end{aligned}$ |
| "L" Output Voltage 1 | $\mathrm{V}_{\text {OL1 }}$ | $\mathrm{l}_{\mathrm{OL}}=+0.1 \mathrm{~mA}$ |  | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
| "H" Output Voltage 2 | $\mathrm{V}_{\mathrm{OH} 2}$ | $\mathrm{l}_{\mathrm{OH}}=-13 \mu \mathrm{~A}$ |  | $0.9 \mathrm{~V}_{\mathrm{DD}}$ | - | - | V | $\mathrm{OSC}_{2}$ |
| "L" Output Voltage 2 | VoL2 | $\mathrm{loL}=+13 \mu \mathrm{~A}$ |  | - | - | $0.1 \mathrm{~V}_{\mathrm{DD}}$ |  |  |
| COM Voltage Drop | $\mathrm{V}_{\mathrm{CH}}$ | $\mathrm{loCH}^{\text {¢ }}=-4 \mu \mathrm{~A}$ | $\begin{array}{r} \mathrm{V}_{0}-\mathrm{GND}=5 \mathrm{~V} \\ \text { Note } 1 \end{array}$ | $V_{0}-0.3$ | $\begin{gathered} V_{0-} \\ 0.012 \end{gathered}$ | $V_{0}$ | V | $\mathrm{COM}_{1}$ to $\mathrm{COM}_{17}$ |
|  | $\mathrm{V}_{\text {CMH }}$ | $\mathrm{locm}^{\text {¢ }}= \pm 4 \mu \mathrm{~A}$ |  | $V_{1}-0.3$ | $\begin{gathered} V_{1 \pm} \\ 0.012 \end{gathered}$ | $V_{1}+0.3$ |  |  |
|  | $V_{\text {CML }}$ | ІосмL $= \pm 4 \mu \mathrm{~A}$ |  | $V_{4}-0.3$ | $\begin{gathered} V_{4} \pm \\ 0.012 \end{gathered}$ | $\mathrm{V}_{4}+0.3$ |  |  |
|  | $\mathrm{V}_{\text {CL }}$ | $\mathrm{locL}^{\text {a }}=+4 \mu \mathrm{~A}$ |  | GND | $\begin{aligned} & \text { GND+ } \\ & 0.012 \end{aligned}$ | GND+0.3 |  |  |
| SEG Voltage Drop | V ${ }_{\text {SH }}$ | losh $=-4 \mu \mathrm{~A}$ | $\begin{array}{r} \mathrm{V}_{0}-\mathrm{GND}=5 \mathrm{~V} \\ \text { Note } 1 \end{array}$ | $V_{0}-0.3$ | $\begin{gathered} V_{0-} \\ 0.012 \end{gathered}$ | $V_{0}$ | V | $\mathrm{SEG}_{1}$ to SEG ${ }_{100}$ |
|  | V SMH | losmh $= \pm 4 \mu \mathrm{~A}$ |  | $V_{2}-0.3$ | $\begin{gathered} V_{2 \pm} \\ 0.012 \end{gathered}$ | $V_{2}+0.3$ |  |  |
|  | $V_{\text {SML }}$ | losmL $= \pm 4 \mu \mathrm{~A}$ |  | $V_{3}-0.3$ | $\begin{gathered} V_{3 \pm} \\ 0.012 \end{gathered}$ | $\mathrm{V}_{3}+0.3$ |  |  |
|  | VsL | losl $=+4 \mu \mathrm{~A}$ |  | GND | $\begin{aligned} & \text { GND+ } \\ & 0.012 \end{aligned}$ | GND+0.3 |  |  |
| Input Leakage Current | \| IIL | | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=5 \mathrm{~V}$ or 0 V |  | - | - | 1.0 | $\mu \mathrm{A}$ | E/SHTB, BE, $\mathrm{SP}, \mathrm{V}_{\mathrm{I}}$ |
|  | \| II1 | | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{GND}$ |  | 10 | 25 | 61 | $\mu \mathrm{A}$ | RW/SI, $\mathrm{RS}_{0} / \mathrm{CSB}, \mathrm{RS}_{1}$, $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ |
| Input Current 1 |  | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{DD}}$, Excluding current flowing through the pull-up resistor and the output driving MOS |  | - | - | 2.0 |  |  |
| Input Current 2 | \| 112 | | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{1}=\mathrm{V}_{\mathrm{DD}}$ |  | 15 | 45 | 105 | $\mu \mathrm{A}$ | $\mathrm{T}_{1}, \mathrm{~T}_{2}, \mathrm{~T}_{3}$ |
|  |  | $V_{D D}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{I}}=\mathrm{GND}$ <br> Excluding current flowing through the pull-down resistor |  | - | - | 2.0 |  |  |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ | $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | Note 2 | - | - | 1.2 | mA | $V_{\text {DD }}$-GND |
| Oscillation Frequency of External Resistor Rf | $\mathrm{f}_{\text {osc1 }}$ | $\mathrm{Rf}=85 \mathrm{k} \Omega \pm 2 \%$ | Note 3 | 175 | 270 | 400 | kHz | $\mathrm{OSC}_{1}, \mathrm{OSC}_{2}$ |


| Oscillation Frequency of Internal Resistor Rf |  | $\mathrm{f}_{\text {osc2 }}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=4.0 \text { to } 5.5 \mathrm{~V} \\ & \mathrm{Ta}=-20 \text { to } 75^{\circ} \mathrm{C} \\ & \mathrm{OSC}_{1} \text { and } \mathrm{OSC}_{\mathrm{R} 3}: \text { Open } \\ & \mathrm{OSC}_{2} \text { and } \mathrm{OSC}_{\mathrm{R} 5: ~} \quad \text { Note } 4 \\ & \text { Short-circuited } \end{aligned}$ | 200 | 270 | 351 | kHz | $\begin{aligned} & \text { OSC }_{1}, \text { OSC }_{2}, \\ & \text { OSC }_{\text {R5 }} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \hline \mathrm{V}_{\mathrm{DD}}=2.7 \text { to } 3.6 \mathrm{~V} \\ & \mathrm{Ta}=-20 \text { to } 75^{\circ} \mathrm{C} \\ & \mathrm{OSC}_{1} \text { and } \mathrm{OSC}_{\mathrm{R} 5} \text { : Open } \\ & \mathrm{OSC}_{2} \text { and } \mathrm{OSC}_{\mathrm{R} 3}: \quad \text { Note } 4 \\ & \text { Short-circuited } \end{aligned}$ | 200 | 280 | 364 | kHz | $\begin{aligned} & \text { OSC }_{1}, \text { OSC }_{2}, \\ & \text { OSC }_{\text {R3 }} \end{aligned}$ |
|  | Clock Input Frequency |  | $\mathrm{fin}^{\text {in }}$ | $\mathrm{OSC}_{2}, \mathrm{OSC}_{\mathrm{R}}$ : Open Input from OSC ${ }_{1}$ | 175 | - | 400 | kHz | $\mathrm{OSC}_{1}$ |
|  | Input Clock Duty | $\mathrm{f}_{\text {duty }}$ | Note 5 | 45 | 50 | 55 | \% |  |
|  | Input Clock Rise Time | $\mathrm{f}_{\mathrm{ff}}$ | Note 6 | - | - | 0.2 | $\mu \mathrm{S}$ |  |
|  | Input Clock Fall Time | fff | Note 6 | - | - | 0.2 | $\mu \mathrm{s}$ |  |
| LCD Bias Resistor |  | $\mathrm{R}_{\text {LB }}$ | -0x code | 1.4 | 2.0 | 2.6 | k ת | $\begin{aligned} & \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}, \\ & \mathrm{~V}_{3 \mathrm{~B}}, \mathrm{~V}_{4}, G \mathrm{GND} \end{aligned}$ |  |
|  |  | -1x code | 2.8 | 4.0 | 5.2 | k ת | $\begin{aligned} & \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}, \\ & \mathrm{~V}_{3 \mathrm{~B}}, \mathrm{~V}_{4}, \mathrm{GND} \end{aligned}$ |  |
|  |  | -2x code | 7.0 | 10.0 | 13.0 | k ת | $\begin{aligned} & \mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}, \\ & \mathrm{~V}_{3 \mathrm{~B}}, \mathrm{~V}_{4}, \mathrm{GND} \end{aligned}$ |  |


| (GND $=0 \mathrm{~V}, \mathrm{~V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ ) |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition |  |  | Min. | Typ. | Max. | Unit | Applicable pins |
| Voltage Multiplier Input Voltage | $\mathrm{V}_{\text {MUL }}$ | Note 7 |  |  | 1.8 | - | 2.75 | V | $\mathrm{V}_{\text {IN }}$ |
| Voltage Multiplier Output Voltage | Vout | $\begin{aligned} & \mathrm{V}_{\mathrm{DD}}=2.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=2.25 \mathrm{~V} \\ & \mathrm{f}=175 \mathrm{kHz} \\ & \mathrm{~A} \text { capacitor for the voltage } \\ & \text { multiplier }=1 \text { to } 4.7 \mu \mathrm{~F} \\ & \mathrm{~V}_{\text {OUT }} \text { load current }=54 \mu \mathrm{~A} \\ & \mathrm{BE}=\text { " } \mathrm{H} \text { " } \\ & \text { Applied to LCD bias } \\ & \text { resistance of } 10 \mathrm{k} \Omega \text { (TYP) } \\ & \text { only } \end{aligned}$ |  | $\begin{gathered} 1 / 5 \\ \text { bias } \end{gathered}$ | 4.3 | - | $\begin{aligned} & \left(V_{D D}-V_{I N}\right) \\ & \times 2 \end{aligned}$ |  |  |
|  |  |  |  | $\begin{gathered} 1 / 4 \\ \text { bias } \end{gathered}$ | 4.3 | - | $\begin{aligned} & \left(V_{D D}-V_{I N}\right) \\ & \quad \times 2 \end{aligned}$ | V | Vout |
| Bias Voltage for Driving LCD | VLCD1 | Vo-GND | Note 8 | $\begin{gathered} 1 / 5 \\ \text { bias } \end{gathered}$ | 2.7 | - | 5.5 | V | $V_{0}$ |
|  | $V_{\text {LCD2 }}$ |  |  | $\begin{gathered} \hline 1 / 4 \\ \text { bias } \end{gathered}$ | 2.7 | - | 5.5 |  |  |

Note 1: Applied to the voltage drop occurring between any of the $\mathrm{V}_{0}, \mathrm{~V}_{1}, \mathrm{~V}_{4}$ and GND pins and any of the common pins $\left(\mathrm{COM}_{1}\right.$ to $\left.\mathrm{COM}_{17}\right)$ when the current of $4 \mu \mathrm{~A}$ flows in or flows out at one common pin.
Also applied to the voltage drop occurring between any of the $\mathrm{V}_{0}, \mathrm{~V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}\left(\mathrm{~V}_{3 \mathrm{~B}}\right)$ and GND pins and any of the segment pins $\left(\right.$ SEG $_{1}$ to SEG $_{100}$ ) when the current of $4 \mu \mathrm{~A}$ flows in or flows out at one segment pin.

The current of $4 \mu \mathrm{~A}$ flows out when the output level is $\mathrm{V}_{\mathrm{DD}}$ or flows in when the output level is $V_{5}$.

Note 2: Applied to the current flowing into the $V_{D D}$ pin when the external clock ( $f_{O S C 2}=f_{\text {in }}=270 \mathrm{kHz}$ ) is fed to the internal $\mathrm{R}_{\mathrm{f}}$ oscillation or $\mathrm{OSC}_{1}$ under the following conditions:
$V_{D D}=V_{0}=5 \mathrm{~V}$
GND $=0 \mathrm{~V}$,
$\mathrm{V}_{1}, \mathrm{~V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}\left(\mathrm{~V}_{3 \mathrm{~B}}\right)$ and $\mathrm{V}_{4}$ : Open
E/SHTB and BE: "L" (fixed)
Other input pins: "L" or "H" (fixed)
Other output pins: No load

## Note 3:

Note 4:




The wire between OSC $_{1}$ and $R_{f}$ and the wire between The wire between $O S C_{R 3}$ and $\mathrm{OSC}_{2}$, or between $\mathrm{OSC}_{\mathrm{R} 5}$ $\mathrm{OSC}_{2}$ and $\mathrm{R}_{\mathrm{f}}$ should be as short as possible. Keep OSC $\mathrm{R}_{\mathrm{R}}$ and $\mathrm{OSC}_{\text {R }}$ open. and $\mathrm{OSC}_{2}$ should be as short as possible. Keep open between $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{\mathrm{R} 3}$, or between $\mathrm{OSC}_{1}$ and $\mathrm{OSC}_{\mathrm{R} 5}$.

## Note 5:



Applied to the pulses entering from the $\mathrm{OSC}_{1}$ pin

$$
\mathrm{f}_{\text {duty }}=\mathrm{t}_{\mathrm{HW}} /\left(\mathrm{t}_{\mathrm{Hw}}+\mathrm{t}_{\mathrm{LW}}\right) \times 100(\%)
$$

## Note 6:



Applied to the pulses entering from the $\mathrm{OSC}_{1}$ pin
Note 7: The maximum value of the voltage multiplier input voltage should be set at 2.75 V , and the minimum value of the voltage multiplier input voltage should be set by monitoring the voltage of $V_{0}$ in actual use so that the voltage multiplier output voltage meets the specification for the bias voltage for driving LCD after contrast adjustment.

Note 8: For $1 / 4$ bias, $V_{2}$ and $V_{3 B}$ pins are short-circuited. $V_{3 A}$ pin is open. For $1 / 5$ bias, $V_{3 A}$ and $V_{3 B}$ pins are short-circuited. $V_{2}$ pin is open.

## I/O Characteristics

- Parallel Interface Mode

The timing for the input from the CPU and the timing for the output to the CPU are as shown below:

1) WRITE MODE (Timing for input from the CPU)

| $\left(\mathrm{V}_{\mathrm{DD}}=2.7\right.$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| RW/SI, RSo/CSB, RS ${ }_{1}$ Setup Time | $\mathrm{t}_{\mathrm{B}}$ | 40 | - | - | ns |
| E/SHTB Pulse Width | $\mathrm{t}_{\text {w }}$ | 450 | - | - | ns |
| RW/SI, RS $/$ /CSB, $\mathrm{RS}_{1}$ Hold Time | $t_{\text {A }}$ | 10 | - | - | ns |
| E/SHTB Rise Time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 125 | ns |
| E/SHTB Fall Time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 125 | ns |
| E/SHTB Pulse Width | t | 430 | - | - | ns |
| E/SHTB Cycle Time | $\mathrm{t}_{\mathrm{c}}$ | 1000 | - | - | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ Input Data Setup Time | $t_{1}$ | 195 | - | - | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ Input Data Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 10 | - | - | ns |

$\mathrm{V}_{\mathrm{DD}}=4.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| RW/SI, RS ${ }_{0} / \mathrm{CSB}, \mathrm{RS}_{1}$ Setup Time | $\mathrm{t}_{\mathrm{B}}$ | 40 | - | - | ns |
| E/SHTB Pulse Width | $t_{w}$ | 220 | - | - | ns |
| RW/SI, RS $/$ /CSB, RS ${ }_{1}$ Hold Time | $t_{A}$ | 10 | - | - | ns |
| E/SHTB Rise Time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 125 | ns |
| E/SHTB Fall Time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 125 | ns |
| E/SHTB Pulse Width | tL | 220 | - | - | ns |
| E/SHTB Cycle Time | tc | 500 | - | - | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ Input Data Setup Time | $t_{1}$ | 60 | - | - | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ Input Data Hold Time | $\mathrm{t}_{\mathrm{H}}$ | 10 | - | - | ns |


2) READ MODE (Timing for output to the CPU)

| $\left(\mathrm{V}_{\mathrm{DD}}=2.7\right.$ to $4.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+85^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| RW/SI, RS ${ }_{1}, \mathrm{RS}_{0} /$ CSB Setup Time | $\mathrm{t}_{\mathrm{B}}$ | 40 | - | - | ns |
| E/SHTB Pulse Width | tw | 450 | - | - | ns |
| RW/SI, RS ${ }_{1}, \mathrm{RS}_{0} / \mathrm{CSB}$ Hold Time | $t_{\text {A }}$ | 10 | - | - | ns |
| E/SHTB Rise Time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 125 | ns |
| E/SHTB Fall Time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 125 | ns |
| E/SHTB Pulse Width | t | 430 | - | - | ns |
| E/SHTB Cycle Time | $\mathrm{tc}_{\mathrm{c}}$ | 1000 | - | - | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ Output Data Delay Time | $t_{D}$ | - | - | 350 | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ Output Data Hold Time | to | 20 | - | - | ns |

Note: A load capacitance of each of $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ must be 50 pF or less.

| $\left(\mathrm{V}_{\mathrm{DD}}=4.5\right.$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| RW/SI, $\mathrm{RS}_{1}$, RS ${ }_{0} / \mathrm{CSB}$ Setup Time | $\mathrm{t}_{\mathrm{B}}$ | 40 | - | - | ns |
| E/SHTB Pulse Width | $t_{w}$ | 220 | - | - | ns |
| RW/SI, RS ${ }_{1}$, RS $/$ /CSB Hold Time | $t_{A}$ | 10 | - | - | ns |
| E/SHTB Rise Time | $\mathrm{t}_{\mathrm{r}}$ | - | - | 125 | ns |
| E/SHTB Fall Time | $\mathrm{t}_{\mathrm{f}}$ | - | - | 125 | ns |
| E/SHTB Pulse Width | t | 220 | - | - | ns |
| E/SHTB Cycle Time | $\mathrm{tc}_{C}$ | 500 | - | - | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ Output Data Delay Time | $t_{D}$ | - | - | 250 | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ Output Data Hold Time | to | 20 | - | - | ns |

Note: A load capacitance of each of $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ must be 50 pF or less.


- Serial Interface Mode
$\mathrm{V}_{\mathrm{DD}}=2.7$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $+85^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| E/SHTB Cycle Time | $\mathrm{t}_{\text {SCY }}$ | 500 | - | - | ns |
| RSo/CSB Setup Time | tcsu | 100 | - | - | ns |
| RSo/CSB Hold Time | $\mathrm{t}_{\mathrm{CH}}$ | 100 | - | - | ns |
| RS $/$ /CSB "H" Pulse Width | $\mathrm{t}_{\text {csw }}$ | 200 | - | - | ns |
| E/SHTB Setup Time | tssu | 60 | - | - | ns |
| E/SHTB Hold Time | $\mathrm{t}_{\text {SH }}$ | 200 | - | - | ns |
| E/SHTB "H" Pulse Width | $\mathrm{t}_{\text {sw }}$ | 200 | - | - | ns |
| E/SHTB "L" Pulse Width | tswL | 200 | - | - | ns |
| E/SHTB Rise Time | $\mathrm{t}_{\text {SR }}$ | - | - | 125 | ns |
| E/SHTB Fall Time | $\mathrm{t}_{\text {SF }}$ | - | - | 125 | ns |
| RW/SI Setup Time | $\mathrm{t}_{\text {DISU }}$ | 100 | - | - | ns |
| RW/SI Hold Time | $\mathrm{t}_{\text {IIH }}$ | 100 | - | - | ns |
| $\mathrm{DB}_{0}(\mathrm{SO})$ Output Data Delay Time | $\mathrm{t}_{\text {DOD }}$ | - | - | 160 | ns |
| DB $0_{0}(\mathrm{SO})$ Output Data Hold Time | $\mathrm{t}_{\text {cDH }}$ | 0 | - | - | ns |



## FUNCTIONAL DESCRIPTION

## Instruction Register (IR), Data Register (DR), and Expansion Instruction Register (ER)

These registers are selected by setting the level of the Register Selection input pins $\mathrm{RS}_{0} / \mathrm{CSB}$ and $\mathrm{RS}_{1}$. The DR is selected when both $\mathrm{RS}_{0} / \mathrm{CSB}$ and $\mathrm{RS}_{1}$ are " $H$ ". The IR is selected when $\mathrm{RS}_{0} / \mathrm{CSB}$ is " $L$ " and $\mathrm{RS}_{1}$ is " $H$ ". The ER is selected when both $\mathrm{RS}_{0} / \mathrm{CSB}$ and $\mathrm{RS}_{1}$ are " L ". (When $\mathrm{RS}_{0} / \mathrm{CSB}$ is " H " and $\mathrm{RS}_{1}$ is "L", the ML9042 is not selected.)
The IR stores an instruction code and sets the address code of the display data RAM (DDRAM) or the character generator RAM (CGRAM).
The microcontroller (CPU) can write but cannot read the instruction code.
The ER sets the display positions of the arbitrator and the address code of the arbitrator RAM (ABRAM).
The CPU can write but cannot read the display positions of the arbitrator.
The DR stores data to be written in the DDRAM, ABRAM and CGRAM and also stores data read from the DDRAM, ABRAM and CGRAM.
The data written in the DR by the CPU is automatically written in the DDRAM, ABRAM or CGRAM.
When an address code is written in the IR or ER, the data of the specified address is automatically transferred from the DDRAM, ABRAM or CGRAM to the DR. The data of the DDRAM, ABRAM and CGRAM can be checked by allowing the CPU to read the data stored in the DR.
After the CPU writes data in the DR, the data of the next address in the DDRAM, ABRAM or CGRAM is selected to be ready for the next writing by the CPU. Similarly, after the CPU reads the data in the DR, the data of the next address in the DDRAM, ABRAM or CGRAM is set in the DR to be ready for the next reading by the CPU .
Writing in or reading from these 3 registers is controlled by changing the status of the RW/SI pin.
Table 1 RW/SI pin status and register operation

| RW/SI | RS $_{0} / \mathrm{CSB}$ | $\mathrm{RS}_{1}$ | Operation |
| :---: | :---: | :---: | :--- |
| L | L | H | Writing in the IR |
| H | L | H | Reading the Busy flag (BF) and the address counter (ADC) |
| L | H | H | Writing in the DR |
| H | H | H | Reading from the DR |
| L | L | L | Writing in the ER |
| H | L | L | Disabled (Not in a busy state, not performing the reads. <br> Note that the data bus goes into a high impedance state.) |
| L | H | L | Disabled (Not in a busy state, not performing the writes) |
| H | H | L | Disabled (Not in a busy state, not performing the reads. <br> Note that the data bus goes into a high impedance state.) |

## Busy Flag (BF)

The status " 1 " of the Busy Flag (BF) indicates that the ML9042 is carrying out internal operation. When the BF is " 1 ", any new instruction is ignored.
When RW/SI = "H", $\mathrm{RS}_{0} / \mathrm{CSB}=$ " L " and $\mathrm{RS}_{1}=$ " H ", the data in the BF is output to the $\mathrm{DB}_{7}$.
New instructions should be input when the BF is " 0 ".
When the BF is " 1 ", the output code of the address counter (ADC) is undefined.

## Address Counter (ADC)

The address counter provides a read/write address for the DDRAM, ABRAM or CGRAM and also provides a cursor display address.
When an instruction code specifying DDRAM, ABRAM or CGRAM address setting is input to the pre-defined register, the register selects the specified DDRAM, ABRAM or CGRAM and transfers the address code to the ADC. The address data in the ADC is automatically incremented (or decremented) by 1 after the display data is written in or read from the DDRAM, ABRAM or CGRAM.
The data in the ADC is output to $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{6}$ when $\mathrm{RW} / \mathrm{SI}=$ " H ", $\mathrm{RS}_{0} / \mathrm{CSB}=$ " L ", $\mathrm{RS}_{1}=$ " H " and $\mathrm{BF}=$ " 0 ".

## Timing Generator

The timing generator generates timing signals for the internal operation of the ML9042 activated by the instruction sent from the CPU or for the operation of the internal circuits of the ML9042 such as DDRAM, ABRAM, CGRAM and CGROM. Timing signals are generated so that the internal operation carried out for LCD displaying will not be interfered by the internal operation initiated by accessing from the CPU. For example, when the CPU writes data in the DDRAM, the display of the LCD not corresponding to the written data is not affected.

## Display Data RAM (DDRAM)

This RAM stores the 8 -bit character codes (see Table 2).
The DDRAM addresses correspond to the display positions (digits) of the LCD as shown below. The DDRAM addresses (to be set in the ADC) are represented in hexadecimal.


1) Relationship between DDRAM addresses and display positions (1-line display mode)


In the 1 -line display mode, the ML9042 can display up to 20 characters from digit 1 to digit 20. While the DDRAM has addresses " 00 " to " 4 F " for up to 80 character codes, the area not used for display can be used as a RAM area for general data. When the display is shifted by instruction, the relationship between the LCD display position and the DDRAM address changes as shown below:


2) Relationship between DDRAM addresses and display positions (2-line display mode)

In the 2-line mode, the ML9042 can display up to 40 characters ( 20 characters per line) from digit 1 to digit 20.

| Digit |  |  |  |  |  |  |  |  | - Display position DD RAM <br> address (hexadecimal) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line 1 | 00 | 01 | 02 | 03 | 04 | $\bigcirc$ | 12 | 13 |  |
| Line 2 | 40 | 41 | 42 | 43 | 44 | - | 52 | 53 |  |

Note: The DDRAM address at digit 20 in the first line is not consecutive to the DDRAM address at digit 1 in the second line.

When the display is shifted by instruction, the relationship between the LCD display position and the DDRAM address changes as shown below:
(Display shifted to the right)

(Display shifted to the left)

| $\begin{array}{llllll}\text { Digit } \\ 1 & 2 & 3 & 4 & 5 & 1920\end{array}$ |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Line 1 | 01 | 02 | 03 | 04 | 05 | $\sim$ | 13 | 14 |
| Line 2 | 41 | 42 | 43 | 44 | 45 | $\sim$ | 53 | 54 |

## Character Generator ROM (CGROM)

The CGROM generates character patterns ( $5 \times 8$ dots, 240 patterns) from the 8 -bit character code signals in the DDRAM. The bank switching pin (ROM1S) can switch to the other ROM that generates character patterns ( $5 \times 8$ dots, 240 patterns), allowing a total of 480 characters to be controlled.
When the 8 -bit character code corresponding to a character pattern in the CGROM is written in the DDRAM, the character pattern is displayed in the display position specified by the DDRAM address.
Character codes 10 to FF are contained in the ROM area in the CG ROM.
The general character generator ROM codes are $01 / 11 / 21$.
The relationship between character codes and general purpose character patterns in Bank0 (ROM0) and Bank1 (ROM1) are indicated in Table 2-1 and Table 2-2, respectively.

## Character Generator RAM (CGRAM)

The CGRAM is used to generate user-specific character patterns that are not in the CGROM. CGRAM ( 64 bytes = 512 bits) can store up to 8 character patterns ( $5 \times 8$ dots) .
When displaying a character pattern stored in the CGRAM, write an 8-bit character code ( 00 to 07 or 08 to 0 F ; hex.) to the DDRAM. This enables outputting the character pattern to the LCD display position corresponding to the DDRAM address.
The cursor or blink is also displayed even when a CGRAM or ABRAM address is set in the ADC. Therefore, the cursor or blink display should be inhibited while the ADC is holding a CGRAM or ABRAM address.
The following describes how character patterns are written in and read from the CGRAM. (See Tables 2-1 and 2-2.)
(1) A method of writing character patterns to the CGRAM from the CPU

The three CGRAM address bit weights 0 to 2 select one of the lines constituting a character pattern.
First, set the mode to increment or decrement from the CPU, and then input the CGRAM address.
Write each line of the character pattern in the CGRAM through $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$.
The data lines $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ correspond to the CGRAM data bit weights 0 to 7 , respectively (see Table 3-1). Input data " 1 " represents the ON status of an LCD dot and " 0 " represents the OFF status. Since the ADC is automatically incremented or decremented by 1 after the data is written to the CGRAM, it is not necessary to set the CGRAM address again.
The bottom line of a character pattern (the CGRAM address bit weights 0 to 2 are all " 1 ", which means 7 in hexadecimal) is the cursor line. The ON/OFF pattern of this line is ORed with the cursor pattern for displaying on the LCD. Therefore, the pattern data for the cursor position should be all zeros to display the cursor.
Whereas the data given by the CGRAM data bit weights 0 to 4 is output to the LCD as display data, the data given by the CGRAM data bit weights 5 to 7 is not. Therefore, the CGRAM data bit weights 5 to 7 can be used as a RAM area.
(2) A method of displaying CGRAM character patterns on the LCD

The CGRAM is selected when the higher-order 4 bits of a character code are all zeros. Since bit weight 3 of a character code is not used, the character pattern " 0 " in Table 3-1 can be selected using the character code " 00 " or " 08 " in hexadecimal.
When the 8 -bit character code corresponding to a character pattern in the CGRAM is written to the DDRAM, the character pattern is displayed in the display position specified by the DDRAM address. (The DDRAM data bit weights 0 to 2 correspond to the CGRAM address bit weights 3 to 5 , respectively.)

## Arbitrator RAM (ABRAM)

The arbitrator RAM (ABRAM) stores arbitrator display data.
100 dots can be displayed in both 1-line and 2-line display modes. The arbitrator RAM has the addresses (hexadecimal) from " 00 " to " 1 F " and the valid display address area is from 00 to $19(0 \mathrm{H}$ to 13 H$)$. The area of 20 to $31(14 \mathrm{H}$ to 1 FH$)$ not used for display can be used as a data RAM area for general data. Even if the display is shifted by instruction, the arbitrator display is not shifted.
A capacity of 8 bits by 32 addresses ( $=256$ bits) is available for data write.
First set the mode to increment or decrement from the CPU, and then input the ABRAM address.
Write Display-ON data in the ABRAM through $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$.
$\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ correspond to the ABRAM data bit weights 0 to 7 respectively. Input data " 1 " represents the ON status of an LCD dot and " 0 " represents the OFF status.
Since ADC is automatically incremented or decremented by 1 after the data is written to the ABRAM, it is not necessary to set the ABRAM address again.
Whereas ABRAM data bit weights 0 to 4 are output as display data to the LCD, the ABRAM data bit weights 5 to 7 are not. These bits can be used as a RAM area.
The cursor or blink is also displayed even when a CGRAM or ABRAM address is set in the ADC. Therefore, the cursor or blink display should be inhibited while the ADC is holding a CGRAM or ABRAM address.

ADC


The arbitrator RAM can store a maximum of 100 dots of the arbitrator Display-ON data in units of 5 dots. The relationship with the LCD display positions is shown below.


Relationship between display-ON data and segment pins


Table 2－1 Character Codes in Bank0（ROM1S＝＂0＂）

|  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | $\underset{\text {（1）}}{\text { CGRAM }}$ | CGRAM (2) | $\underset{(3)}{\underset{(3)}{\text { cgram }}}$ | CGRAM (4) | $\underset{(5)}{\substack{\text { CGRAM }}}$ | $\underset{(6)}{\underset{(6)}{\text { CGRAM }}}$ | $\underset{(7)}{\operatorname{cgRAM}}$ | $\underset{(8)}{\operatorname{cGRAM}}$ | $\underset{\text { (1) }}{\text { CGRAM }}$ | $\underset{(2)}{\operatorname{CGRAM}}$ | CGRAM <br> （3） | CGRAM <br> （4） | $\underset{(5)}{\substack{\text { CGRAM }}}$ | $\underset{(6)}{\underset{(6)}{\text { CGRAM }}}$ | cgram （7） | CGRAM <br> （8） |
| 0001 |  |  |  |  |  |  |  | $\square$ |  |  |  | $\qquad$ |  |  |  |  |
| 0010 |  |  |  |  | minan |  |  | 畐 |  | $\square$ |  |  | ■ | － | 田 |  |
| 0011 |  |  |  |  |  |  |  |  | $\square$ |  | $\begin{aligned} & \text { 胃 } \\ & \text { 昷 } \end{aligned}$ | $\begin{aligned} & \text { 異 } \\ & \text { ■ } \end{aligned}$ |  | － |  |  |
| 0100 |  |  |  |  |  |  | 目 | $\square$ |  |  |  |  | 昷 |  |  |  |
| 0101 |  |  |  |  |  |  |  |  |  |  |  |  |  |  | $\square^{\square}$ | － |
| 0110 |  |  |  |  |  |  |  |  |  | $\begin{gathered} \text { ■ } \\ \text { ח } \end{gathered}$ |  |  |  |  |  | ${ }_{-}^{\square 1+5}$ |
| 0111 |  |  |  | ■ |  | 㫜 |  |  |  |  |  |  | 曾 |  | $\stackrel{\square}{\square}$ | － |
| 1000 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1001 |  |  |  |  |  |  | $\square$ | $\square$ |  |  |  |  |  |  |  | $\square \square \square$ $\square ■ \square$ $\square ■ \square$ |
| 1010 |  | Ren |  | 甼 |  | E |  |  | $\overbrace{}^{\square}$ |  |  |  |  |  |  |  |
| 1011 | －6ロロロ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 |  |  |  |  |  |  | \| |  |  |  |  |  |  |  |  | $■_{\square}^{\square}$ |
| 1101 | $\square$ |  |  |  |  |  |  |  |  |  |  |  | ${ }^{\square}$ |  | $\square_{\square}^{\square}$ | W |
| 1110 | H2men | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1111 |  |  |  |  |  |  |  |  |  |  |  |  | $\square$ | E | － |  |

Table 2－2 Character Codes in Bank1（ROM1S＝＂1＂）

|  | 0000 | 0001 | 0010 | 0011 | 0100 | 0101 | 0110 | 0111 | 1000 | 1001 | 1010 | 1011 | 1100 | 1101 | 1110 | 1111 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0000 | cgram <br> （1） | cgram <br> （2） | cGRAM (3) | CGRAM (4) | CGRAM <br> （5） | cgram （6） | CGRAM （7） | cgram <br> （8） | CGRAM （1） | CGRAM <br> （2） | cGRAM <br> （3） | CGRAM <br> （4） | cgram <br> （5） | CGRAM (6) | CGRAM (7) | cgram <br> （8） |
| 0001 |  |  |  |  |  |  |  | $\pm$ |  |  |  | ${ }^{-1}$ | ＋ | 限 |  | ■! |
| 0010 |  |  |  |  |  |  |  |  |  |  |  |  |  | － | 甼 |  |
| 0011 |  |  |  | $110^{-}$ |  | nai |  | $\square^{-\quad .}$ |  | ■■ | $\begin{aligned} & \text { Ei } \\ & \text { Hi } \end{aligned}$ | $\begin{aligned} & \text { Ein } \\ & \square \\ & \square \end{aligned}$ |  |  |  |  |
| 0100 |  |  |  | －na |  |  |  |  |  |  |  |  |  |  |  |  |
| 0101 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0110 |  |  |  |  |  |  |  | $\square$ |  |  |  |  |  |  |  | ■！ |
| 0111 |  |  |  | $\left\lvert\, \begin{array}{ll} \operatorname{man} \\ \operatorname{man} \end{array}\right.$ |  |  |  |  |  |  |  |  | 曾 |  |  | － |
| 1000 1001 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1010 |  | 昷甼 |  | E |  | 胃 |  |  |  |  |  | 且 |  |  |  | 日 日 |
| 1011 | － |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 1100 |  |  |  |  |  |  |  |  | nin |  |  |  |  |  |  | $\operatorname{man}_{\square}$ |
| 1101 |  | $1 \square$ |  |  |  |  |  |  |  |  |  |  | － |  |  |  |
| 1110 |  |  |  |  |  |  |  | $\square$ |  |  |  |  |  |  |  |  |
| 1111 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Note：The same CGRAM character patterns are displayed in Bank0 and Bank1．

Table 3-1 Relationship between CGRAM address bits, CGRAM data bits (character pattern) and DDRAM data bits (character code) in $5 \times 7$ dot character mode. (Examples)

| CG RAM address | CG RAM data (Character pattern) | DD RAM data (Character code) |
| :---: | :---: | :---: |
| 543210 | 76543210 | 76543210 |
| MSB LSB | MSB LSB | MSB LSB |
| 000000 | $\times \times \times 0$ |  |
| [ | $)\left(\begin{array}{lllll}1 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 1 \\ 1 & 0 & 0 & 0 & 1 \\ \hline\end{array}\right.$ |  |
| $\begin{array}{lll}1 & 0 & 0 \\ 1 & 0 & 1\end{array}$ | (10cccc | $0000 \times 000$ |
| 1011 110 |  |  |
| ( 111 | $\left(\begin{array}{llll}0 & 0 & 0 & 0\end{array}\right.$ |  |
| 001000 | $\times \times \times 17000001$ |  |
| - $\begin{array}{r}0 \\ 0\end{array}$ | ) 100010 |  |
| 010 | $1 \begin{array}{llllll}1 & 0 & 1 & 0 & 0 \\ 1 & 0 & 0\end{array}$ |  |
| 011 | 111000 |  |
| 100 | $\begin{array}{llllll}1 & 0 & 1 & 0 & 0 \\ 1 & 0 & \end{array}$ | $0000 \times 001$ |
| 101 | 1 0 0 1 0 <br> 1 0 0 0  |  |
| 110 | 1100001 |  |
| 11 | 100000 |  |
|  | - |  |
| 111000 | $\times \times \times 0 \begin{aligned} & 1110\end{aligned}$ |  |
| ) $\begin{array}{llll}0 & 0 & 1 \\ 0 & 1\end{array}$ | ) 001100 |  |
| 010 | 0 0 1 0 0 |  |
| - $\begin{array}{llll}0 & 1 & 1 \\ 1 & 0 & 0\end{array}$ | 0011100 |  |
| ( 1000 | (lll\|ll | $0000 \times 111$ |
| ( $\begin{array}{lll}1 & 0 \\ 1 & 1 & 1 \\ \\ 1 & 1\end{array}$ | $\left(\begin{array}{lllll}0 & 0 & 1 & 0 & 0 \\ 0 & 1 & 1 & 1 & 0\end{array}\right.$ |  |
| ( $\begin{aligned} & 1 \\ & 1\end{aligned} 11$ | $\left(\begin{array}{llllll}0 & 1 & 1 & 1 & 0 \\ 0 & 0 & 0 & 0 & 0\end{array}\right.$ |  |

$\times$ : Don't Care

## Cursor/Blink Control Circuit

This circuit generates the cursor and blink of the LCD.
The operation of this circuit is controlled by the program of the CPU.
The cursor/blink display is carried out in the position corresponding to the DDRAM address set in the ADC (Address Counter).
For example, when the ADC stores a value of " 07 " (hexadecimal), the cursor or blink is displayed as follows:


Note: The cursor or blink is also displayed even when a CGRAM or ABRAM address is set in the ADC. Therefore, the cursor or blink display should be inhibited while the ADC is holding a CGRAM or ABRAM address.

## LCD Display Circuit (COM1 to COM17, SEG1 to SEG100, SSR and CSR)

The ML9042 has 17 common signal outputs and 100 segment signal outputs to display 20 characters (in the 1-line display mode) or 40 characters (in the 2-line display mode).
The character pattern is converted into serial data and transferred in series through the shift register.
The transfer direction of serial data is determined by the SSR bit. The shift direction of common signals is determined by the CSR bit. The following tables show the transfer and shift directions:

| SSR bit | Transfer direction |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | SEG $_{1} \rightarrow$ SEG $_{100}$ |  |  |  |  |
| H | SEG $_{100} \rightarrow$ SEG $_{1}$ |  |  |  |  |
| ABE bit | CSR bit | duty | AS bit | Shift Direction | Arbitrator's common pin |
| L | L | $1 / 8$ | L | COM1 $\rightarrow$ COM8 | None |
| L | L | $1 / 8$ | H | COM1 $\rightarrow$ COM8 | None |
| L | L | $1 / 16$ | L | COM1 $\rightarrow$ COM16 | None |
| L | L | $1 / 16$ | H | COM1 $\rightarrow$ COM16 | None |
| L | H | $1 / 8$ | L | COM8 $\rightarrow$ COM1 | None |
| L | H | $1 / 8$ | H | COM8 $\rightarrow$ COM1 | None |
| L | H | $1 / 16$ | L | COM16 $\rightarrow$ COM1 | None |
| L | H | $1 / 16$ | H | COM16 $\rightarrow$ COM1 | None |
| H | L | $1 / 9$ | L | COM1 $\rightarrow$ COM9 | COM9 |
| H | L | $1 / 9$ | H | COM1 $\rightarrow$ COM9 | COM1 |
| H | L | $1 / 17$ | L | COM1 $\rightarrow$ COM17 | COM17 |
| H | L | $1 / 17$ | H | COM1 $\rightarrow$ COM17 | COM1 |
| H | H | $1 / 9$ | L | COM9 $\rightarrow$ COM1 | COM1 |
| H | H | $1 / 9$ | H | COM9 $\rightarrow$ COM1 | COM9 |
| H | H | $1 / 17$ | L | COM17 $\rightarrow$ COM1 | COM1 |
| H | H | $1 / 17$ | H | COM17 $\rightarrow$ COM1 | COM17 |

* Refer to the Expansion Instruction Codes section about the ABE bit, SSR bit, CSR bit, and AS bit.

Signals to be input to the SSR bit, CSR bit, ABE bit, and AS bit should be initially determined at power-on and be kept unchanged.

## Built-in Reset Circuit

The ML9042 is automatically initialized when the power is turned on.
During initialization, the Busy Flag (BF) is " 1 " and the ML9042 does not accept any instruction from the CPU (other than the Read BF instruction).
The Busy Flag is " 1 " for about 15 ms after the $\mathrm{V}_{\mathrm{DD}}$ becomes 2.7 V or higher.
During this initialization, the ML9042 performs the following instructions:

1) Display clearing
2) CPU interface data length $=8$ bits
3) 1-line LCD display

$$
(\mathrm{N}=" 0 ")
$$

4) ADC counting $=$ Increment
( $\mathrm{DL}=$ " 1 ")
5) Display shifting $=$ None
) Display shifting None
(I/D = "1")
6) Display $=$ Off
( $\mathrm{S}=$ " 0 ")
7) Cursor = Off
( $\mathrm{D}=" 0 "$ )
8) $\quad$ Blinking $=$ Off
9) $\quad$ Arbitrator $=$ Displayed in the lower line
10) Arbitrator $=$ Not displayed
11) Segment shift direction $=\mathrm{SEG}_{1} \rightarrow \mathrm{SEG}_{100}$
( $\mathrm{C}=" 0$ ")
( $\mathrm{B}=" 0 "$ )
( $\mathrm{AS}=" 0 "$ )
( $\mathrm{ABE}=$ " 0 ")

$$
(\mathrm{SSR}=" 0 ")
$$

12) Common shift direction $=\mathrm{COM}_{1} \rightarrow \mathrm{COM}_{17}$

To use the built-in reset circuit, the power supply conditions shown below should be satisfied. Otherwise, the built-in reset circuit may not work properly. In such a case, initialize the ML9042 with the instructions from the CPU. The use of a battery always requires such initialization from the CPU. (See "Initial Setting of Instructions")


Figure 1 Power-on and Power-off Waveform

## I/F with CPU

Parallel interface mode
The ML9042 can transfer either 8 bits once or 4 bits twice on the data bus for interfacing with any 8-bit or 4-bit microcontroller (CPU).

1) 8-bit interface data length

The ML9042 uses all of the 8 data bus lines $\mathrm{DB}_{0}(\mathrm{SO})$ to $\mathrm{DB}_{7}$ at a time to transfer data to and from the CPU.
2) 4-bit interface data length

The ML9042 uses only the higher-order 4 data bus lines $\mathrm{DB}_{4}$ to $\mathrm{DB}_{7}$ twice to transfer 8-bit data to and from the CPU.
The ML9042 first transfers the higher-order 4 bits of 8-bit data $\left(\mathrm{DB}_{4}\right.$ to $\mathrm{DB}_{7}$ in the case of 8-bit interface data length) and then the lower-order 4 bits of the data $\left(\mathrm{DB}_{0}(\mathrm{SO})\right.$ to $\mathrm{DB}_{3}$ in the case of 8 -bit interface data length). The lower-order 4 bits of data should always be transferred even when only the transfer of the higher-order 4 bits of data is required. (Example: Reading the Busy Flag)
Two transfers of 4 bits of data complete the transfer of a set of 8-bit data. Therefore, when only one access is made, the following data transfer cannot be completed properly.


Figure 2 8-Bit Data Transfer


Figure 3 4-Bit Data Transfer

## Serial Interface Mode

In the Serial I/F Mode, the ML9042 interfaces with the CPU via the $\mathrm{RS}_{0} / \mathrm{CSB}, \mathrm{E} / \mathrm{SHTB}, \mathrm{RW} / \mathrm{SI}$, and $\mathrm{DB}_{0}(\mathrm{SO})$ pins.
Writing and reading operations are executed in units of 16 bits after the $\mathrm{RS}_{0} / \mathrm{CSB}$ signal falls down. If the $\mathrm{RS}_{0} / \mathrm{CSB}$ signal rises up before the completion of 16 -bit unit access, this access is ignored.
When the BF bit is " 1 ", the ML9042 cannot accept any other instructions. Before inputting a new instruction, check that the BF bit is " 0 ". Any access when the BF bit is " 1 " is ignored.
Data format is LSB-first.
Examples of Access in the Serial I/F Mode

1) WRITE MODE

2) READ MODE


Note 1: Higher 5 bits of each instruction must be input at a " H " level.
Note 2: Lower 8 bits are "don't care" when the instructions in the READ MODE are set.
Note 3: After one instruction is input, the next instruction must be input after the $\mathrm{RS}_{0} / \mathrm{CSB}$ pin is pulled at a " H " level.

## Instruction Codes

Table of Instruction Codes

| Instruction | Code |  |  |  |  |  |  |  |  |  |  | Function | Execution Time $\mathrm{f}=270 \mathrm{kHz}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{RS}_{1}$ | $\begin{aligned} & \mathrm{RS}_{0} / \\ & \mathrm{CSB} \end{aligned}$ | $\begin{array}{\|c} \mathrm{RW} / \\ \mathrm{SI} \end{array}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\begin{array}{\|l\|} \hline \mathrm{DB}_{0} \\ \mathrm{CO}) \\ \hline \end{array}$ |  |  |
| Display Clear | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | Clears all the displayed digits of the LCD and sets the DDRAM address 00 in the address counter. The arbitrator data is cleared. | 1.52 ms |
| Cursor Home | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | X | Sets the DDRAM address 00 in the address counter and shifts the display back to the original. The content of the DDRAM remains unchanged. | 1.52 ms |
| Entry Mode Setting | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | I/D | S | Determines the direction of movement of the cursor and whether or not to shift the display. This instruction is executed when data is written or read. | $37 \mu \mathrm{~s}$ |
| Display ON/OFF Control | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B | Sets LCD display ON/OFF (D), cursor ON/OFF (C) or cursor-position character blinking ON/OFF (B). | $37 \mu \mathrm{~s}$ |
| Cursor/Display Shift | 1 | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | X | X | Moves the cursor or shifts the display without changing the content of the DDRAM. | $37 \mu \mathrm{~s}$ |
| Function Setting | 1 | 0 | 0 | 0 | 0 | 1 | DL | N | ABE | SSR | CSR | Sets the interface data length (DL), the number of display lines ( $N$ ), the arbitrator display (ABE), the segment data shift direction (SSR), or the common data shift direction (CSR). | $37 \mu \mathrm{~s}$ |
| CGRAM <br> Address Setting | 1 | 0 | 0 | 0 | 1 | ACG |  |  |  |  |  | Sets on CGRAM address. After that, CGRAM data is transferred to and from the CPU. | $37 \mu \mathrm{~s}$ |
| DDRAM <br> Address Setting | 1 | 0 | 0 | 1 | ADD |  |  |  |  |  |  | Sets a DDRAM address. After that, DDRAM data is transferred to and from the CPU. | $37 \mu \mathrm{~s}$ |
| Busy Flag/ Address Read | 1 | 0 | 1 | BF | ADC |  |  |  |  |  |  | Reads the Busy Flag (indicating that the ML9042 is operating) and the content of the address counter. | $0 \mu \mathrm{~s}$ |
| RAM Data Write | 1 | 1 | 0 | WRITE DATA |  |  |  |  |  |  |  | Writes data in DDRAM, ABRAM or CGRAM. | $37 \mu \mathrm{~s}$ |
| RAM Data Read | 1 | 1 | 1 | READ DATA |  |  |  |  |  |  |  | Reads data from DDRAM, ABRAM or CGRAM. | $37 \mu \mathrm{~s}$ |
| Arbitrator Display Line Set | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | AS | Sets the arbitrator display line. | $37 \mu \mathrm{~s}$ |
| ABRAM <br> Address Setting | 0 | 0 | 0 | 0 | 1 | 1 | AAB |  |  |  |  | Sets an ABRAM address. After that, ABRAM data is transferred to and from the CPU. | $37 \mu \mathrm{~s}$ |



## Instruction Codes

An instruction code is a signal sent from the CPU to access the ML9042. The ML9042 starts operation as instructed by the code received. The busy status of the ML9042 is rather longer than the cycle time of the CPU, since the internal processing of the ML9042 starts at a timing which does not affect the display on the LCD. In the busy status (Busy Flag is " 1 "), the ML9042 cannot input the Busy Flag Read instruction only. Therefore, the CPU should ensure that the Busy Flag is " 0 " before sending an instruction code to the ML9042.

1) Display Clear

Instruction Code:

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

When this instruction is executed, the LCD display including arbitrator display is cleared and the I/D entry mode is set to "Increment". The value of " $S$ " (Display shifting) remains unchanged. The position of the cursor or blink being displayed moves to the left end of the LCD (or the left end of the line 1 in the 2 -line display mode).

Note: All DDRAM and ABRAM data turn to " 20 " and " 00 " in hexadecimal, respectively. The value of the address counter (ADC) turns to the one corresponding to the address " 00 " (hexadecimal) of the DDRAM.
The execution time of this instruction is 1.52 ms (maximum) at an oscillation frequency of 270 kHz .
2) Cursor Home

Instruction code:

| $\mathrm{RS}_{1}$ |
| :--- |
| R |
| 1 |

When this instruction is executed, the cursor or blink position moves to the left end of the LCD (or the left end of line 1 in the 2-line display mode). If the display has been shifted, the display returns to the original display position before shifting.

Note: The value of the address counter (ADC) goes to the one corresponding to the address " 00 " (hexadecimal) of the DDRAM).
The execution time of this instruction is 1.52 ms (maximum) at an oscillation frequency of 270 kHz .

## 3) Entry Mode Setting

|  | $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code: | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | $\mathrm{I} / \mathrm{D}$ | S |

(1) When the I/D is set, the cursor or blink shifts to the right by 1 character position (ID $=$ " 1 "; increment) or to the left by 1 character position ( $I / D=$ " 0 "; decrement) after an 8 -bit character code is written to or read from the DDRAM. At the same time, the address counter (ADC) is also incremented by 1 (when $\mathrm{I} / \mathrm{D}=$ " 1 "; increment) or decremented by 1 (when I/D $=$ " 0 "; decrement). After a character pattern is written to or read from the CGRAM, the address counter (ADC) is incremented by 1 (when $\mathrm{I} / \mathrm{D}=$ " 1 "; increment) or decremented by 1 (when I/D = " 0 "; decrement).
Also after data is written to or read from the ABRAM, the address counter (ADC) is incremented by 1 (when I/D = " 1 "; increment) or decremented by 1 (when I/D = " 0 "; decrement).
(2) When $S=$ " 1 ", the cursor or blink stops and the entire display shifts to the left $(\mathrm{I} / \mathrm{D}=$ " 1 ") or to the right $(I / D=" 0$ ") by 1 character position after a character code is written to the DDRAM.
In the case of $S=$ " 1 ", when a character code is read from the DDRAM, when a character pattern is written to or read from the CGRAM or when data is written to or read from the ABRAM, normal $\mathrm{read} / \mathrm{write}$ is carried out without shifting of the entire display. (The entire display does not shift, but the cursor or blink shifts to the right ( $\mathrm{I} / \mathrm{D}=$ " 1 ") or to the left ( $\mathrm{I} / \mathrm{D}=$ " 0 ") by 1 character position.)
When $S=$ " 0 ", the display does not shift, but normal write/read is performed.
Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ (maximum) at an oscillation frequency of 270 kHz .
4) Display ON/OFF Control

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code: | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | C | B |

(1) The "D" bit (DB2) of this instruction determines whether or not to display character patterns on the LCD. When the " $D$ " bit is " 1 ", character patterns are displayed on the LCD.
When the " $D$ " bit is " 0 ", character patterns are not displayed on the LCD and the cursor/blinking also disappear.

Note: Unlike the Display Clear instruction, this instruction does not change the character code in the DDRAM .
(2) When the "C" bit (DB1) is " 0 ", the cursor turns off. When both the " $C$ " and " $D$ " bits are " 1 ", the cursor turns on.
(3) When the " $B$ " bit (DB0) is " 0 ", blinking is canceled. When both the " $B$ " and " $D$ " bits are " 1 ", blinking is performed.
In the Blinking mode, all dots including those of the cursor, the character pattern and the cursor are alternately displayed.

Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ (maximum) at an oscillation frequency of 270 kHz.

## 5) Cursor/Display Shift

|  | RS ${ }_{1}$ | RS 0 | R/W | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | DB5 | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | DB ${ }_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code: | 1 | 0 | 0 | 0 | 0 | 0 | 1 | S/C | R/L | $\times$ | $\times$ |

$\times$ : Don't Care
$\mathrm{S} / \mathrm{C}=" 0 ", \mathrm{R} / \mathrm{L}=" 0$ " This instruction shifts left the cursor and blink positions by 1 (decrements the
$\mathrm{S} / \mathrm{C}=" 0 ", \mathrm{R} / \mathrm{L}=" 1$ " This instruction shifts right the cursor and blink positions by 1 (increments the
$\mathrm{S} / \mathrm{C}=" 1 ", \mathrm{R} / \mathrm{L}=" 0$ " This instruction shifts left the entire display by 1 character position. The cursor and blink positions move to the left together with the entire display.
The Arbitrator display is not shifted. (The content of the ADC remains unchanged.)
$\mathrm{S} / \mathrm{C}=" 1 ", \mathrm{R} / \mathrm{L}=" 1$ " This instruction shifts right the entire display by 1 character position. The cursor and blink positions move to the right together with the entire display.
The Arbitrator display is not shifted.
(The content of the ADC remains unchanged.)

In the 2-line mode, the cursor or blink moves from the first line to the second line when the cursor at digit 40 (27; hex) of the first line is shifted right.
When the entire display is shifted, the character pattern, cursor or blink will not move between the lines (from line 1 to line 2 or vice versa).

Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ at an oscillation frequency (OSC) of 270 kHz .
6) Function Setting

Instruction code:

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | DL | N | ABE | SSR | CSR |

$x$ : Don't Care
(1) When the "DL" bit $\left(\mathrm{DB}_{4}\right)$ of this instruction is " 1 ", the data transfer to and from the CPU is performed once by the use of 8 bits $\mathrm{DB}_{7}$ to $\mathrm{DB}_{0}$.
When the "DL" bit $\left(\mathrm{DB}_{4}\right)$ of this instruction is " 0 ", the data transfer to and from the CPU is performed twice by the use of 4 bits $\mathrm{DB}_{7}$ to $\mathrm{DB}_{4}$.
(2) The 2-line display mode is selected when the " N " bit $\left(\mathrm{DB}_{3}\right)$ of this instruction is " 1 ". The 1-line display mode is selected when the " N " bit is " 0 ".
The arbitrator is displayed when the "ABE" bit $\left(\mathrm{DB}_{2}\right)$ of this instruction is " 1 ".
The arbitrator is not displayed when the "ABE" bit $\left(\mathrm{DB}_{2}\right)$ of this instruction is " 0 ".
(3) The transfer direction of the segment signal output data is controlled.

When the "SSR" bit $\left(\mathrm{DB}_{1}\right)$ of this instruction is " 1 ", the data is transferred from SEG $_{100}$ to SEG $_{1}$
When the "SSR" bit $\left(\mathrm{DB}_{1}\right)$ of this instruction is " 0 ", the data is transferred from $\mathrm{SEG}_{1}$ to $\mathrm{SEG}_{100}$.
The transfer direction of the common signal output data is controlled.
At $1 / n$ duty,
When the "CSR" bit $\left(\mathrm{DB}_{0}\right)$ of this instruction is " 1 ", the data is transferred from COMn to COM1
When the "CSR" bit $\left(\mathrm{DB}_{0}\right)$ of this instruction is " 0 ", the data is transferred from COM1 to COMn

After the ML9042 is powered on, this function setting should be carried out before execution of any instruction except the Busy Flag Read. After this function setting, no instructions other than the DL Set instruction can be executed. In the Serial I/F Mode, DL setting is ignored.

| N | ABE | Number of <br> display lines | Font size | Duty | Number of <br> biases | Number of <br> common signals |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | $5 \times 8$ | $1 / 8$ | 4 | 8 |
| 0 | 1 | 1 | $5 \times 8$ | $1 / 9$ | 4 | 9 |
| 1 | 0 | 2 | $5 \times 8$ | $1 / 16$ | 5 | 16 |
| 1 | 1 | 2 | $5 \times 8$ | $1 / 17$ | 5 | 17 |

Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ at an oscillation frequency (OSC) of 270 kHz.
7) CGRAM Address Setting

|  | $\mathrm{RS}_{1}$ | RS 0 | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code: | 1 | 0 | 0 | 0 | 1 | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |

This instruction sets the CGRAM address to the data represented by the bits $\mathrm{C}_{5}$ to $\mathrm{C}_{0}$ (binary).
The CGRAM addresses are valid until DDRAM or ABRAM addresses are set.
The CPU writes or reads character patterns starting from the one represented by the CGRAM address bits $\mathrm{C}_{5}$ to $\mathrm{C}_{0}$ set in the instruction code at that time.

Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ at an oscillation frequency (OSC) of 270 kHz .
8) DDRAM Address Setting

Instruction code:

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 1 | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |

This instruction sets the DDRAM address to the data represented by the bits $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary).
The DDRAM addresses are valid until CGRAM or ABRAM addresses are set.
The CPU writes or reads character codes starting from the one represented by the DDRAM address bits $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ set in the instruction code at that time.
In the 1 -line mode (the " N " bit is " 0 "), the DDRAM address represented by bits $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary) should be in the range " 00 " to " 4 F " in hexadecimal.
In the 2 -line mode (the " N " bit is " 1 "), the DDRAM address represented by bits $\mathrm{D}_{6}$ to $\mathrm{D}_{0}$ (binary) should be in the range " 00 " to " 27 " or " 40 " to " 67 " in hexadecimal.
If an address other than above is input, the ML9042 cannot properly write a character code in or read it from the DDRAM.

Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ at an oscillation frequency (OSC) of 270 kHz .
9) DDRAM/ABRAM/CGRAM Data Write

|  | RS ${ }_{1}$ | RS 0 | $\mathrm{R} / \mathrm{W}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code: | 1 | 1 | 0 | $\mathrm{E}_{7}$ | $\mathrm{E}_{6}$ | $\mathrm{E}_{5}$ | $\mathrm{E}_{4}$ | $\mathrm{E}_{3}$ | $\mathrm{E}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{0}$ |

A character code $\left(E_{7}\right.$ to $\left.E_{0}\right)$ is written to the DDRAM, Display-ON data $\left(E_{7}\right.$ to $\left.E_{0}\right)$ to the ABRAM or a character pattern ( $\mathrm{E}_{7}$ to $\mathrm{E}_{0}$ ) to the CGRAM.
The DDRAM, ABRAM or CGRAM is selected at the preceding address setting.
After data is written, the address counter (ADC) is incremented or decremented as set by the Entry Mode Setting instruction (see 3).

Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ at an oscillation frequency (OSC) of 270 kHz .
10) Busy Flag/Address Counter Read (Execution time: $0 \mu \mathrm{~s}$ )

|  | RS ${ }_{1}$ | RS 0 | $\mathrm{R} / \bar{W}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | DB ${ }_{1}$ | DB ${ }_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code: | 1 | 0 | 1 | BF | $\mathrm{O}_{6}$ | $\mathrm{O}_{5}$ | $\mathrm{O}_{4}$ | $\mathrm{O}_{3}$ | $\mathrm{O}_{2}$ | $\mathrm{O}_{1}$ | $\mathrm{O}_{0}$ |

The "BF" bit (DB7) of this instruction tells whether the ML9042 is busy in internal operation ( $\mathrm{BF}=$ " 1 ") or not ( $\mathrm{BF}=$ " 0 ").
When the "BF" bit is " 1 ", the ML9042 cannot accept any other instructions. Before inputting a new instruction, check that the "BF" bit is " 0 ".
When the "BF" bit is " 0 ", the ML9042 outputs the correct value of the address counter. The value of the address counter is equal to the DDRAM, ABRAM or CGRAM address. Which of the DDRAM, ABRAM and CGRAM addresses is set in the counter is determined by the preceding address setting.
When the "BF" bit is " 1 ", the value of the address counter is not always correct because it may have been incremented or decremented by 1 during internal operation.
11) DDRAM/ABRAM/CGRAM Data Read

|  | RS ${ }_{1}$ | RS 0 | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | DB 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Instruction code: | 1 | 1 | 1 | $\mathrm{P}_{7}$ | $\mathrm{P}_{6}$ | $\mathrm{P}_{5}$ | $\mathrm{P}_{4}$ | $\mathrm{P}_{3}$ | $\mathrm{P}_{2}$ | $\mathrm{P}_{1}$ | $\mathrm{P}_{0}$ |

A character code $\left(\mathrm{P}_{7}\right.$ to $\mathrm{P}_{0}$ ) is read from the DDRAM, Display-ON data ( $\mathrm{P}_{7}$ to $\mathrm{P}_{0}$ ) from the ABRAM or a character pattern ( $\mathrm{P}_{7}$ to $\mathrm{P}_{0}$ ) from the CGRAM.
The DDRAM, ABRAM or CGRAM is selected at the preceding address setting.
After data is read, the address counter (ADC) is incremented or decremented as set by the Entry Mode Setting instruction (see 3).

Note: Conditions for reading correct data
(1) The DDRAM, ABRAM or CGRAM Setting instruction is input before this data read instruction is input.
(2) When reading a character code from the DDRAM, the Cursor/Display Shift instruction (see 5) is input before this Data Read instruction is input.
(3) When two or more consecutive RAM Data Read instructions are executed, the following read data is correct.
Correct data is not output under conditions other than the cases (1), (2) and (3) above.
Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ at an oscillation frequency (OSC) of 270 kHz .

## Expansion Instruction Codes

The busy status of the ML9042 is rather longer than the cycle time of the CPU, since the internal processing of the ML9042 starts at a timing which does not affect the display on the LCD. In the busy status (Busy Flag is " 1 "), the ML9042 executes the Busy Flag Read instruction only. Therefore, the CPU should ensure that the Busy Flag is " 0 " before sending an expansion instruction code to the ML9042.

1) Arbitrator Display Line Set

Expansion instruction code:

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | AS |

This expansion instruction code sets the Arbitrator display line. The relationship between the status of this bit and the common outputs is as follows:
For display examples, refer to LCD Drive Waveforms section.

| ABE bit | CSR bit | duty | AS bit | Shift direction | Arbitrator's common pin |
| :---: | :---: | :---: | :---: | :---: | :---: |
| L | L | $1 / 8$ | L | COM1 $\rightarrow$ COM8 | None |
| L | L | $1 / 8$ | H | COM1 $\rightarrow$ COM8 | None |
| L | L | $1 / 16$ | L | COM1 $\rightarrow$ COM16 | None |
| L | L | $1 / 16$ | H | COM1 $\rightarrow$ COM16 | None |
| L | H | $1 / 8$ | L | COM8 $\rightarrow$ COM1 | None |
| L | H | $1 / 8$ | H | COM8 $\rightarrow$ COM1 | None |
| L | H | $1 / 16$ | L | COM16 $\rightarrow$ COM1 | None |
| L | H | $1 / 16$ | H | COM16 $\rightarrow$ COM1 | None |
| H | L | $1 / 9$ | L | COM1 $\rightarrow$ COM9 | COM9 |
| H | L | $1 / 9$ | H | COM1 $\rightarrow$ COM9 | COM1 |
| H | L | $1 / 17$ | L | COM1 $\rightarrow$ COM17 | COM17 |
| H | L | $1 / 17$ | H | COM1 $\rightarrow$ COM17 | COM1 |
| H | H | $1 / 9$ | L | COM9 $\rightarrow$ COM1 | COM1 |
| H | H | $1 / 9$ | H | COM9 $\rightarrow$ COM1 | COM9 |
| H | H | $1 / 17$ | L | COM17 $\rightarrow$ COM1 | COM1 |
| H | H | $1 / 17$ | H | COM17 $\rightarrow$ COM1 | COM17 |

Note: $\quad$ The execution time of this instruction is $37 \mu$ s at an oscillation frequency (OSC) of 270 kHz .
2) ABRAM Address Setting

Expansion instruction code:

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1 | 0 | 1 | 1 | $\mathrm{H}_{4}$ | $\mathrm{H}_{3}$ | $\mathrm{H}_{2}$ | $\mathrm{H}_{1}$ | $\mathrm{H}_{0}$ |

This instruction sets the ABRAM address to the data represented by the bits $\mathrm{H}_{4}$ to $\mathrm{H}_{0}$ (binary).
The ABRAM addresses are valid until CGRAM or DDRAM addresses are set.
The CPU writes or reads the Display-ON data starting from the one represented by the ABRAM address bits $\mathrm{H}_{4}$ to $\mathrm{H}_{0}$ set in the instruction code at that time.
When the ABRAM address represented by bits $\mathrm{H}_{4}$ to $\mathrm{H}_{0}$ (binary) is in the range " 00 " to " 13 " in hexadecimal, data is output to the LCD as the arbitrator.

Note: The execution time of this instruction is $37 \mu \mathrm{~s}$ at an oscillation frequency (OSC) of 270 kHz .

## Examples of Combinations of ML9042 and LCD Panel

(1) Driving the LCD of one 20-character line under the conditions of the 1-line display mode and no arbitrator display
( $1 / 8$ duty, $\mathrm{ABE}=$ " 0 ", $\mathrm{AS}=$ " 0 " or " 1 ", $\mathrm{CSR}=$ " 0 ", $\mathrm{SSR}=$ " 1 ")


- $\mathrm{COM}_{9}$ to $\mathrm{COM}_{17}$ output Display-OFF common signals.
( $1 / 8$ duty, $\mathrm{ABE}=$ " 0 ", $\mathrm{AS}=$ " 0 " or " 1 ", $\mathrm{CSR}=$ " 1 ", $\mathrm{SSR}=$ " 0 ")

- $\mathrm{COM}_{9}$ to $\mathrm{COM}_{17}$ output Display-OFF common signals.
(2) Driving the LCD of one 20-character line under the conditions of the 1-line display mode and the arbitrator display

$$
(1 / 9 \text { duty, } \mathrm{ABE}=" 1 ", \mathrm{AS}=" 0 ", \mathrm{CSR}=" 0 ", \mathrm{SSH}=" 1 ")
$$



- $\mathrm{COM}_{10}$ to $\mathrm{COM}_{17}$ output Display-OFF common signals.
(1/9 duty, $\mathrm{ABE}=" 1 ", \mathrm{AS}=" 1 ", \mathrm{CSR}=" 0 ", \mathrm{SSR}=" 1 ")$

- $\mathrm{COM}_{10}$ to $\mathrm{COM}_{17}$ output Display-OFF common signals.
$(1 / 9$ duty $, \mathrm{ABE}=" 1 ", \mathrm{AS}=" 0 ", \mathrm{CSR}=" 1 ", \mathrm{SSR}=" 0 ")$

- $\mathrm{COM}_{10}$ to $\mathrm{COM}_{17}$ output Display-OFF common signals.
$(1 / 9$ duty, $\mathrm{ABE}=" 1 ", \mathrm{AS}=" 1 ", \mathrm{CSR}=" 1 ", \mathrm{SSR}=" 0 ")$

- $\mathrm{COM}_{10}$ to $\mathrm{COM}_{17}$ output Display-OFF common signals.
(3) Driving the LCD of two 20-character lines under the conditions of the 2-line display mode and no arbitrator display
( $1 / 16$ duty, $\mathrm{ABE}=" 0 ", \mathrm{AS}=" 0 "$ or " $1 ", \mathrm{CSR}=" 0 ", \mathrm{SSR}=" 1 ")$

- $\mathrm{COM}_{17}$ outputs Display-OFF common signal.
( $1 / 16$ duty, $\mathrm{ABE}=" 0 ", \mathrm{AS}=" 0$ " or " $1 ", \mathrm{CSR}=" 1 ", \mathrm{SSR}=" 0 ")$

- $\mathrm{COM}_{17}$ outputs Display-OFF common signal.
(4) Driving the LCD of two 20-character lines under the conditions of the 2-line display mode and the arbitrator display
( $1 / 17$ duty, $\mathrm{ABE}=$ " 1 ", $\mathrm{AS}=$ " 0 ", $\mathrm{CSR}=$ " 0 ", $\mathrm{SSR}=$ " 1 ")

( $1 / 17$ duty, $\mathrm{ABE}=" 1 ", \mathrm{AS}=" 1 ", \mathrm{CSR}=" 0 ", \mathrm{SSR}=" 1 ")$

( $1 / 17$ duty, $\mathrm{ABE}=$ " $1 ", \mathrm{AS}=$ " 0 ", $\mathrm{CSR}=$ " $1 ", \mathrm{SSR}=$ " $0 ")$

( $1 / 17$ duty, $\mathrm{ABE}=$ " 1 ", $\mathrm{AS}=$ " $1 ", \mathrm{CSR}=$ " $1 ", \mathrm{SSR}=$ " 0 ")



## EXAMPLES OF VLCD GENERATION CIRCUITS

- With $1 / 4$ bias, a voltage multiplier

- With $1 / 4$ bias, no voltage multiplier

1) Apply $V_{D D}$ to $V_{\text {OUT }}$ and $V_{0}$.
2) Apply $V_{D D}$ to $V_{\text {OUT }}$, and apply the $V_{0}$ level to $V_{0}$ externally.


- With $1 / 5$ bias, a voltage multiplier

- With $1 / 5$ bias, no voltage multiplier

1) Apply $V_{D D}$ to $V_{\text {OUT }}$ and $V_{0}$.
2) Apply $V_{D D}$ to $V_{\text {OUT }}$, and apply the $V_{0}$ level to $V_{0}$ externally.


## LCD Drive Waveforms

The COM and SEG waveforms (AC signal waveforms for display) vary according to the duty ( $1 / 9$ and $1 / 17$ duties). See 1) and 2) below.
The relationship between the duty ratio and the frame frequency is as follows:

| Duty ratio | Frame Frequency |
| :---: | :---: |
| $1 / 8$ | 84.4 Hz |
| $1 / 9$ | 75.0 Hz |
| $1 / 16$ | 84.4 Hz |
| $1 / 17$ | 79.4 Hz |

Note: At an oscillation frequency (OSC) of 270 kHz

1) COM and SEG Waveforms on $1 / 9$ Duty $(\mathrm{ABE}=" 1 ")$

CSR="L" $8|9| 1|2| 3|4| \cdots|7| 8|9| 1|2| 3|4| \cdots|7| 8|9| 1|2|$
$\mathrm{COM}_{1}(\mathrm{CSR}=$ " $\mathrm{L} ", \mathrm{AS}=$ "L")
$\mathrm{COM}_{2}(\mathrm{CSR}=$ "L", AS = "H")
$\mathrm{COM}_{9}(\mathrm{CSR}=$ "H", AS = "L")
$\mathrm{COM}_{8}(\mathrm{CSR}=$ "H", AS = "H") (first character line)

$\mathrm{COM}_{2}(\mathrm{CSR}=$ " $\mathrm{L} ", \mathrm{AS}=$ " $\mathrm{L} ")$
$\mathrm{COM}_{3}(\mathrm{CSR}=$ " L ", $\mathrm{AS}=$ " H ")
$\mathrm{COM}_{8}(\mathrm{CSR}=$ "H", AS = "L")
$\mathrm{COM}_{7}(\mathrm{CSR}=$ " H ", AS = "H")
(second character line)

$\mathrm{COM}_{8}(\mathrm{CSR}=$ "L", AS = "L")
$\mathrm{COM}_{9}(\mathrm{CSR}=$ "L", AS = "H")
$\mathrm{COM}_{2}(\mathrm{CSR}=$ "H", AS = "L")
$\mathrm{COM}_{1}(\mathrm{CSR}=$ "H", AS = "H")
(eighth character line)

$\mathrm{COM}_{9}(\mathrm{CSR}=$ " $\mathrm{L} ", \mathrm{AS}=" \mathrm{~L} ")$
$\mathrm{COM}_{1}(\mathrm{CSR}=$ "L", AS = "H")
$\mathrm{COM}_{1}(\mathrm{CSR}=$ "H", AS = "L")
$\mathrm{COM}_{9}(\mathrm{CSR}=$ " H ", $\mathrm{AS}=$ "H")
(arbitrator line)

2) COM and SEG Waveforms on $1 / 17$ Duty $(\mathrm{ABE}=" 1 ")$

> CSR="H" $|2| 1|17| 16|15| 14|13| 12|11| 10|9| 8|7| 6|5| \ldots|2| 1|17| 16|15| 14 \mid$
> CSR="L" $16|17| 1|2| 3|4| 5|6| 7|8| 9|10| 11|12| 13|\ldots| 16|17| 1|2| 3|4|$

$\mathrm{COM}_{2}(\mathrm{CSR}=$ "L", AS = "L")
$\mathrm{COM}_{3}(\mathrm{CSR}=$ "L", AS = "H")
$\mathrm{COM}_{16}(\mathrm{CSR}=$ "H", AS = "L")
$\mathrm{COM}_{15}(\mathrm{CSR}=$ "H", AS = "H")
(second character line)


## Initial Setting of Instructions

(a) Data transfer from and to the CPU using 8 bits of $\mathrm{DB}_{0}$ to $\mathrm{DB}_{7}$

1) Turn on the power.
2) Wait for 15 ms or more after $V_{D D}$ has reached 2.7 V or higher.
3) Set " 8 bits" with the Function Setting instruction.
4) Wait for 4.1 ms or more.
5) Set " 8 bits" with the Function Setting instruction.
6) Wait for $100 \mu$ s or more.
7) Set " 8 bits" with the Function Setting instruction.
8) Check the Busy Flag for No Busy (or wait for $100 \mu$ s or more).
9) Set " 8 bits", "Number of LCD lines" and "Font size" with the Function Setting instruction. (After this, the number of LCD lines and the font size cannot be changed.)
10) Check the Busy Flag for No Busy.
11) Execute the Display ON/OFF control Instruction, Display Clear Instruction, Entry Mode Setting instruction and Arbitrator Display Line Setting Instruction.
12) Check the Busy Flag for No Busy.
13) Initialization is completed.

An example of instruction code for 3), 5) and 7)

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ | $\mathrm{DB}_{3}$ | $\mathrm{DB}_{2}$ | $\mathrm{DB}_{1}$ | $\mathrm{DB}_{0}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 | $\times$ | $\times$ | $\times$ | $\times$ |

$\times$ : Don't Care
(b) Data transfer from and to the CPU using 4 bits of $\mathrm{DB}_{4}$ to $\mathrm{DB}_{7}$

1) Turn on the power.
2) Wait for 15 ms or more after $V_{D D}$ has reached 2.7 V or higher.
3) Set " 8 bits" with the Function Setting instruction.
4) Wait for 4.1 ms or more.
5) Set " 8 bits" with the Function Setting instruction.
6) Wait for $100 \mu$ s or more.
7) Set " 8 bits" with the Function Setting instruction.
8) Check the Busy Flag for No Busy (or wait for $100 \mu$ s or longer).
9) Set "4 bits" with the Function Setting instruction.
10) Wait for $100 \mu \mathrm{~s}$ or longer.
11) Set " 4 bits", "Number of LCD lines" and "Font size" with the Function Setting instruction. (After this, the number of LCD lines and the font size cannot be changed.)
12) Check the Busy Flag for No Busy.
13) Execute the Display ON/OFF control Instruction, Display Clear Instruction, Entry Mode Setting instruction and Arbitrator Display Line Setting Instruction.
14) Check the Busy Flag for No Busy.
15) Initialization is completed.

An example of instruction code for 3), 5) and 7)

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 |

An example of instruction code for 9)

| $\mathrm{RS}_{1}$ | $\mathrm{RS}_{0}$ | $\mathrm{R} / \overline{\mathrm{W}}$ | $\mathrm{DB}_{7}$ | $\mathrm{DB}_{6}$ | $\mathrm{DB}_{5}$ | $\mathrm{DB}_{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | 1 | 0 |

*: From 11), input data twice by the use of 4-bit data.
*: In 13), check the Busy Flag for No Busy before executing each instruction.
(c) Data transfer from and to the CPU using the serial I/F

1) Turn on the power.
2) Wait for 15 ms or more after $\mathrm{V}_{\mathrm{DD}}$ has reached 2.7 V or higher.
3) Check the busy flag for No Busy.
4) Set "Number of LCD lines" and "Font size" with the Function Setting Instruction. (After this, the number of LCD lines and the font size cannot be changed.)
5) Check the busy flag for No Busy.
6) Execute the Display ON/OFF control Instruction, the Display Clear Instruction, the Entry Mode Instruction and the Arbitrator Display Line Setting Instruction.
7) Check the busy flag for No Busy.
8) Initialization is completed.
*: In 6), check the Busy Flag for No Busy before executing each instruction.

## ML9042-xx CVWA/DVWA PAD CONFIGURATION

## Pad Layout

Chip Size: $\quad 7.8 \times 1.8 \mathrm{~mm}$
Chip Thickness: $\quad 625 \pm 20 \mu \mathrm{~m}$
Bump Size: $\quad 100 \times 44 \mu \mathrm{~m}$


## Pad Coordinates

| Pad | Symbol | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| 1 | DUMMY | -3750 | -750 |
| 2 | OSC2 | -3675 | -750 |
| 3 | OSCR5 | -3600 | -750 |
| 4 | OSCR3 | -3525 | -750 |
| 5 | OSC1 | -3450 | -750 |
| 6 | DUMMYGND | -3375 | -750 |
| 7 | T1 | -3300 | -750 |
| 8 | T2 | -3225 | -750 |
| 9 | T3 | -3150 | -750 |
| 10 | ROM1S | -3075 | -750 |
| 11 | DUMMYV | -3000 | -750 |
| 12 | RS1 | -2925 | -750 |
| 13 | RS1 | -2850 | -750 |
| 14 | RSO/CSB | -2775 | -750 |
| 15 | RSO/CSB | -2700 | -750 |
| 16 | DUMMY | -2625 | -750 |
| 17 | DUMMY | -2550 | -750 |
| 18 | RW/SI | -2475 | -750 |
| 19 | RW/SI | -2400 | -750 |
| 20 | DUMMY | -2325 | -750 |


| Pad | Symbol | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| 21 | DUMMY | -2250 | -750 |
| 22 | E/SHTB | -2175 | -750 |
| 23 | E/SHTB | -2100 | -750 |
| 24 | DUMMY | -2025 | -750 |
| 25 | DUMMY | -1950 | -750 |
| 26 | DB0/SO | -1875 | -750 |
| 27 | DB0/SO | -1800 | -750 |
| 28 | DUMMY | -1725 | -750 |
| 29 | DUMMY | -1650 | -750 |
| 30 | DB1 | -1575 | -750 |
| 31 | DB1 | -1500 | -750 |
| 32 | DUMMY | -1425 | -750 |
| 33 | DUMMY | -1350 | -750 |
| 34 | DB2 | -1275 | -750 |
| 35 | DB2 | -1200 | -750 |
| 36 | DUMMY | -1125 | -750 |
| 37 | DUMMY | -1050 | -750 |
| 38 | DB3 | -975 | -750 |
| 39 | DB3 | -900 | -750 |
| 40 | DUMMY | -825 | -750 |


| Pad | Symbol | X ( $\mu \mathrm{m}$ ) | $\mathrm{Y}(\mu \mathrm{m})$ | Pad | Symbol | X ( $\mu \mathrm{m}$ ) | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 41 | DUMMY | -750 | -750 | 81 | V0 | 2250 | -750 |
| 42 | DB4 | -675 | -750 | 82 | V0 | 2325 | -750 |
| 43 | DB4 | -600 | -750 | 83 | V0 | 2400 | -750 |
| 44 | DUMMY | -525 | -750 | 84 | V0 | 2475 | -750 |
| 45 | DUMMY | -450 | -750 | 85 | V1 | 2550 | -750 |
| 46 | DB5 | -375 | -750 | 86 | V2 | 2625 | -750 |
| 47 | DB5 | -300 | -750 | 87 | V2 | 2700 | -750 |
| 48 | DUMMY | -225 | -750 | 88 | V3A | 2775 | -750 |
| 49 | DUMMY | -150 | -750 | 89 | V3A | 2850 | -750 |
| 50 | DB6 | -75 | -750 | 90 | V3B | 2925 | -750 |
| 51 | DB6 | 0 | -750 | 91 | V3B | 3000 | -750 |
| 52 | DUMMY | 75 | -750 | 92 | V4 | 3075 | -750 |
| 53 | DUMMY | 150 | -750 | 93 | $\mathrm{V}_{\mathrm{c}}$ | 3150 | -750 |
| 54 | DB7 | 225 | -750 | 94 | $\mathrm{V}_{\mathrm{C}}$ | 3225 | -750 |
| 55 | DB7 | 300 | -750 | 95 | $\mathrm{V}_{\mathrm{C}}$ | 3300 | -750 |
| 56 | DUMMYV ${ }_{\text {DD }}$ | 375 | -750 | 96 | $\mathrm{V}_{\mathrm{c}}$ | 3375 | -750 |
| 57 | SP | 450 | -750 | 97 | $\mathrm{V}_{\mathrm{Cc}}$ | 3450 | -750 |
| 58 | GND | 525 | -750 | 98 | $\mathrm{V}_{\mathrm{cc}}$ | 3525 | -750 |
| 59 | GND | 600 | -750 | 99 | $\mathrm{V}_{\mathrm{cc}}$ | 3600 | -750 |
| 60 | GND | 675 | -750 | 100 | DUMMY | 3675 | -750 |
| 61 | GND | 750 | -750 | 101 | DUMMY | 3750 | -462 |
| 62 | GND | 825 | -750 | 102 | $\mathrm{COM}_{17}$ | 3750 | -392 |
| 63 | GND | 900 | -750 | 103 | $\mathrm{COM}_{16}$ | 3750 | -322 |
| 64 | BE | 975 | -750 | 104 | $\mathrm{COM}_{15}$ | 3750 | -252 |
| 65 | $V_{D D}$ | 1050 | -750 | 105 | $\mathrm{COM}_{14}$ | 3750 | -182 |
| 66 | $V_{D D}$ | 1125 | -750 | 106 | $\mathrm{COM}_{13}$ | 3750 | -112 |
| 67 | $V_{D D}$ | 1200 | -750 | 107 | $\mathrm{COM}_{12}$ | 3750 | -42 |
| 68 | $V_{D D}$ | 1275 | -750 | 108 | $\mathrm{COM}_{11}$ | 3750 | 28 |
| 69 | $V_{D D}$ | 1350 | -750 | 109 | $\mathrm{COM}_{10}$ | 3750 | 98 |
| 70 | $V_{D D}$ | 1425 | -750 | 110 | $\mathrm{COM}_{9}$ | 3750 | 168 |
| 71 | TEST ${ }_{\text {IN }}$ | 1500 | -750 | 111 | DUMMY | 3750 | 238 |
| 72 | TESTIN | 1575 | -750 | 112 | DUMMY | 3750 | 308 |
| 73 | TESTout | 1650 | -750 | 113 | DUMMY | 3750 | 378 |
| 74 | TESTout | 1725 | -750 | 114 | DUMMY | 3750 | 448 |
| 75 | $\mathrm{V}_{\text {IN }}$ | 1800 | -750 | 115 | DUMMY | 3675 | 750 |
| 76 | $\mathrm{V}_{\text {IN }}$ | 1875 | -750 | 116 | DUMMY | 3605 | 750 |
| 77 | $\mathrm{V}_{\text {OUT }}$ | 1950 | -750 | 117 | DUMMY | 3535 | 750 |
| 78 | Vout | 2025 | -750 | 118 | $\mathrm{SEG}_{100}$ | 3465 | 750 |
| 79 | V0 | 2100 | -750 | 119 | SEGG9 | 3395 | 750 |
| 80 | V0 | 2175 | -750 | 120 | SEG98 | 3325 | 750 |


| Pad | Symbol | X ( $\mu \mathrm{m}$ ) | $\mathrm{Y}(\mu \mathrm{m})$ | Pad | Symbol | X ( $\mu \mathrm{m}$ ) | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 121 | SEG97 | 3255 | 750 | 161 | SEG57 | 455 | 750 |
| 122 | SEG96 | 3185 | 750 | 162 | $\mathrm{SEG}_{56}$ | 385 | 750 |
| 123 | SEG95 | 3115 | 750 | 163 | SEG55 | 315 | 750 |
| 124 | SEG94 | 3045 | 750 | 164 | SEG54 | 245 | 750 |
| 125 | SEG93 | 2975 | 750 | 165 | $\mathrm{SEG}_{53}$ | 175 | 750 |
| 126 | SEG92 | 2905 | 750 | 166 | SEG52 | 105 | 750 |
| 127 | SEG91 | 2835 | 750 | 167 | SEG51 | 35 | 750 |
| 128 | SEG90 | 2765 | 750 | 168 | SEG50 | -35 | 750 |
| 129 | $\mathrm{SEG}_{89}$ | 2695 | 750 | 169 | SEG49 | -105 | 750 |
| 130 | $\mathrm{SEG}_{88}$ | 2625 | 750 | 170 | SEG48 | -175 | 750 |
| 131 | $\mathrm{SEG}_{87}$ | 2555 | 750 | 171 | SEG47 | -245 | 750 |
| 132 | $\mathrm{SEG}_{86}$ | 2485 | 750 | 172 | $\mathrm{SEG}_{46}$ | -315 | 750 |
| 133 | $\mathrm{SEG}_{85}$ | 2415 | 750 | 173 | $\mathrm{SEG}_{45}$ | -385 | 750 |
| 134 | $\mathrm{SEG}_{84}$ | 2345 | 750 | 174 | $\mathrm{SEG}_{44}$ | -455 | 750 |
| 135 | SEG83 | 2275 | 750 | 175 | SEG43 | -525 | 750 |
| 136 | $\mathrm{SEG}_{82}$ | 2205 | 750 | 176 | $\mathrm{SEG}_{42}$ | -595 | 750 |
| 137 | $\mathrm{SEG}_{81}$ | 2135 | 750 | 177 | SEG41 | -665 | 750 |
| 138 | $\mathrm{SEG}_{80}$ | 2065 | 750 | 178 | $\mathrm{SEG}_{40}$ | -735 | 750 |
| 139 | $\mathrm{SEG}_{79}$ | 1995 | 750 | 179 | $\mathrm{SEG}_{39}$ | -805 | 750 |
| 140 | $\mathrm{SEG}_{78}$ | 1925 | 750 | 180 | $\mathrm{SEG}_{38}$ | -875 | 750 |
| 141 | SEG77 | 1855 | 750 | 181 | $\mathrm{SEG}_{37}$ | -945 | 750 |
| 142 | $\mathrm{SEG}_{76}$ | 1785 | 750 | 182 | $\mathrm{SEG}_{36}$ | -1015 | 750 |
| 143 | $\mathrm{SEG}_{75}$ | 1715 | 750 | 183 | $\mathrm{SEG}_{35}$ | -1085 | 750 |
| 144 | $\mathrm{SEG}_{74}$ | 1645 | 750 | 184 | $\mathrm{SEG}_{34}$ | -1155 | 750 |
| 145 | $\mathrm{SEG}_{73}$ | 1575 | 750 | 185 | $\mathrm{SEG}_{33}$ | -1225 | 750 |
| 146 | $\mathrm{SEG}_{72}$ | 1505 | 750 | 186 | $\mathrm{SEG}_{32}$ | -1295 | 750 |
| 147 | $\mathrm{SEG}_{71}$ | 1435 | 750 | 187 | $\mathrm{SEG}_{31}$ | -1365 | 750 |
| 148 | SEG70 | 1365 | 750 | 188 | $\mathrm{SEG}_{30}$ | -1435 | 750 |
| 149 | SEG69 | 1295 | 750 | 189 | $\mathrm{SEG}_{29}$ | -1505 | 750 |
| 150 | SEG68 | 1225 | 750 | 190 | $\mathrm{SEG}_{28}$ | -1575 | 750 |
| 151 | $\mathrm{SEG}_{67}$ | 1155 | 750 | 191 | $\mathrm{SEG}_{27}$ | -1645 | 750 |
| 152 | SEG66 | 1085 | 750 | 192 | $\mathrm{SEG}_{26}$ | -1715 | 750 |
| 153 | SEG65 | 1015 | 750 | 193 | $\mathrm{SEG}_{25}$ | -1785 | 750 |
| 154 | SEG64 | 945 | 750 | 194 | $\mathrm{SEG}_{24}$ | -1855 | 750 |
| 155 | SEG63 | 875 | 750 | 195 | $\mathrm{SEG}_{23}$ | -1925 | 750 |
| 156 | SEG62 | 805 | 750 | 196 | $\mathrm{SEG}_{22}$ | -1995 | 750 |
| 157 | SEG61 | 735 | 750 | 197 | $\mathrm{SEG}_{21}$ | -2065 | 750 |
| 158 | SEG60 | 665 | 750 | 198 | $\mathrm{SEG}_{20}$ | -2135 | 750 |
| 159 | SEG59 | 595 | 750 | 199 | SEG ${ }_{19}$ | -2205 | 750 |
| 160 | $\mathrm{SEG}_{58}$ | 525 | 750 | 200 | $\mathrm{SEG}_{18}$ | -2275 | 750 |


| Pad | Symbol | X ( $\mu \mathrm{m}$ ) | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| 201 | $\mathrm{SEG}_{17}$ | -2345 | 750 |
| 202 | $\mathrm{SEG}_{16}$ | -2415 | 750 |
| 203 | $\mathrm{SEG}_{15}$ | -2485 | 750 |
| 204 | SEG14 | -2555 | 750 |
| 205 | $\mathrm{SEG}_{13}$ | -2625 | 750 |
| 206 | $\mathrm{SEG}_{12}$ | -2695 | 750 |
| 207 | $\mathrm{SEG}_{11}$ | -2765 | 750 |
| 208 | $\mathrm{SEG}_{10}$ | -2835 | 750 |
| 209 | SEG9 | -2905 | 750 |
| 210 | SEG ${ }_{8}$ | -2975 | 750 |
| 211 | SEG7 | -3045 | 750 |
| 212 | SEG ${ }_{6}$ | -3115 | 750 |
| 213 | SEG5 | -3185 | 750 |
| 214 | SEG4 | -3255 | 750 |
| 215 | $\mathrm{SEG}_{3}$ | -3325 | 750 |
| 216 | SEG ${ }_{2}$ | -3395 | 750 |
| 217 | SEG 1 | -3465 | 750 |
| 218 | DUMMY | -3535 | 750 |
| 219 | DUMMY | -3605 | 750 |
| 220 | DUMMY | -3675 | 750 |
| 221 | DUMMY | -3750 | 448 |
| 222 | DUMMY | -3750 | 378 |
| 223 | DUMMY | -3750 | 308 |
| 224 | DUMMY | -3750 | 238 |
| 225 | $\mathrm{COM}_{1}$ | -3750 | 168 |
| 226 | $\mathrm{COM}_{2}$ | -3750 | 98 |
| 227 | $\mathrm{COM}_{3}$ | -3750 | 28 |
| 228 | $\mathrm{COM}_{4}$ | -3750 | -42 |
| 229 | $\mathrm{COM}_{5}$ | -3750 | -112 |
| 230 | $\mathrm{COM}_{6}$ | -3750 | -182 |
| 231 | $\mathrm{COM}_{7}$ | -3750 | -252 |
| 232 | $\mathrm{COM}_{8}$ | -3750 | -322 |
| 233 | DUMMY | -3750 | -392 |

## ML9042-xx CVWA/DVWA ALIGNMENT MARK SPECIFICATION

## Alignment Mark Coordinates



| Alignment Mark | $\mathrm{X}(\mu \mathrm{m})$ | $\mathrm{Y}(\mu \mathrm{m})$ |
| :---: | :---: | :---: |
| A | -3770 | 770 |
| B | 3770 | 770 |
| C | 3770 | -770 |

The coordinates ( $\mathrm{X}, \mathrm{Y}$ ) indicate the distances to the center of an alignment mark (the center of the maximum outline of the L shape).

## Alignment Mark Layer

Gold bump
Alignment Mark Gold Bump Specification

| Symbol | Parameter | Mark | Size $(\mu \mathrm{m})$ |
| :---: | :---: | :---: | :---: |
| a | Alignment Mark Width | A, B, C | 30 |
| b | Alignment Mark Size | A, B, C | 80 |



## ML9042-xx CVWA GOLD BUMP SPECIFICATION (HIGH HARDNESS)

## Gold Bump Specification

| Symbol | Parameter | MIN | TYP | MAX |
| :---: | :---: | :---: | :---: | :---: |
| A | Bump Pitch (I/O Section: Pitch Direction) | 70 | - | - |
| B | Bump Size (I/O Section: Pitch Direction) | 40 | 44 | 48 |
| C | Bump Size (I/O Section: Depth Direction) | 96 | 100 | 104 |
| D | Bump-to-Bump Distance (I/O Section: Pitch Direction) | 22 | 26 | 30 |
| E | Bump Size (L-mark Section: Length) | 76 | 80 | 84 |
| F | Bump Size (L-mark Section: Width) | 26 | 30 | 34 |
| G | Sliding of Total Bump Pitches | - | - | 2 |
| H | Bump Height | 10 | 15 | 20 |
|  | Bump Height Dispersion Inside Chip (Range) | - | - | 4 |
| 1 | Bump Edge Height | - | - | 5 |
| J | Shear Strength (g) | 27 | - | - |
| K | Bump Hardness (Hv: 25 g load) | 50 | 90 | 130 |
| えÉWafer Thickness; $625 \pm 20 \mu \mathrm{~m}$ えÉChip Size; $7.80 \mathrm{~mm} \times 1.80 \mathrm{~mm}$ |  |  |  |  |

Top View and Cross Section View


## ML9042-xx CVWA GOLD BUMP SPECIFICATION (LOW HARDNESS)

## Gold Bump Specification

| Symbol | Parameter | MIN | TYP | MAX |
| :---: | :---: | :---: | :---: | :---: |
| A | Bump Pitch (I/O Section: Pitch Direction) | 70 | - | - |
| B | Bump Size (I/O Section: Pitch Direction) | 40 | 44 | 48 |
| C | Bump Size (I/O Section: Depth Direction) | 96 | 100 | 104 |
| D | Bump-to-Bump Distance (I/O Section: Pitch Direction) | 22 | 26 | 30 |
| E | Bump Size (L-mark Section: Length) | 76 | 80 | 84 |
| F | Bump Size (L-mark Section: Width) | 26 | 30 | 34 |
| G | Sliding of Total Bump Pitches | - | - | 2 |
| H | Bump Height | 10 | 15 | 20 |
|  | Bump Height Dispersion Inside Chip (Range) | - | - | 4 |
| 1 | Bump Edge Height | - | - | 5 |
| J | Shear Strength (g) | 27 | - | - |
| K | Bump Hardness (Hv: 25 g load) | 30 | - | 80 |
| えÉWafer Thickness; $625 \pm 20 \mu \mathrm{~m}$ えÉChip Size; $7.80 \mathrm{~mm} \times 1.80 \mathrm{~mm}$ |  |  |  |  |

Top View and Cross Section View


## REVISION HISTORY

| Document | Date | Page |  | Description |
| :---: | :---: | :---: | :---: | :---: |
|  |  | Previous Edition | Current Edition |  |
| PEDL9042-01 | Jun. 16, 2003 | - | - | Preliminary first edition |
| FEDL9042-01 | Nov. 19, 2003 | 5 | 5 | Changed descriptions of Symbols $\mathrm{V}_{\mathrm{C}}$ and $\mathrm{V}_{\text {cc }}$ |
|  |  | 8 | 8 | Changed DC Characteristics Condition <br> $\mathrm{VDD}=4.5$ to $5.5 \mathrm{~V} \rightarrow \mathrm{VDD}=4.0$ to 5.5 V <br> $\mathrm{Ta}=25^{\circ} \mathrm{C} \rightarrow \mathrm{Ta}=-20$ to $75^{\circ} \mathrm{C}$ <br> Spec <br> Min. 175 Typ. 270 Max. 365 <br> $\rightarrow$ Min. 200 Typ. 270 Max. 351 <br> Min. 175 Typ. 270 Max. 365 <br> $\rightarrow$ Min. 200 Typ. 280 Max. 364 |
|  |  | 25 | 25 | Added of table |
|  |  | 44 | 44 | Partially changed figure of generation circuits $\left(\mathrm{V}_{\mathrm{C}}+\right) \rightarrow\left(\mathrm{V}_{\mathrm{CC}}+\right)$ and $\mathrm{V}_{2}, \mathrm{~V}_{3 \mathrm{~A}}, \mathrm{~V}_{3 \mathrm{~B}}$ |
|  |  | 45 | 45 | Partially changed figure of generation circuits $\left(\mathrm{V}_{\mathrm{c}^{+}}\right) \rightarrow\left(\mathrm{V}_{\mathrm{cc}^{+}}\right)$ |

## NOTICE

No copying or reproduction of this document, in part or in whole, is permitted without the consent of LAPIS Semiconductor Co., Ltd.
The content specified herein is subject to change for improvement without notice.
The content specified herein is for the purpose of introducing LAPIS Semiconductor's products (hereinafter "Products"). If you wish to use any such Product, please be sure to refer to the specifications, which can be obtained from LAPIS Semiconductor upon request.

Examples of application circuits, circuit constants and any other information contained herein illustrate the standard usage and operations of the Products. The peripheral conditions must be taken into account when designing circuits for mass production.
Great care was taken in ensuring the accuracy of the information specified in this document. However, should you incur any damage arising from any inaccuracy or misprint of such information, LAPIS Semiconductor shall bear no responsibility for such damage.

The technical information specified herein is intended only to show the typical functions of and examples of application circuits for the Products. LAPIS Semiconductor does not grant you, explicitly or implicitly, any license to use or exercise intellectual property or other rights held by LAPIS Semiconductor and other parties. LAPIS Semiconductor shall bear no responsibility whatsoever for any dispute arising from the use of such technical information.

The Products specified in this document are intended to be used with general-use electronic equipment or devices (such as audio visual equipment, office-automation equipment, communication devices, electronic appliances and amusement devices).
The Products specified in this document are not designed to be radiation tolerant.
While LAPIS Semiconductor always makes efforts to enhance the quality and reliability of its Products, a Product may fail or malfunction for a variety of reasons.
Please be sure to implement in your equipment using the Products safety measures to guard against the possibility of physical injury, fire or any other damage caused in the event of the failure of any Product, such as derating, redundancy, fire control and fail-safe designs. LAPIS Semiconductor shall bear no responsibility whatsoever for your use of any Product outside of the prescribed scope or not in accordance with the instruction manual.

The Products are not designed or manufactured to be used with any equipment, device or system which requires an extremely high level of reliability the failure or malfunction of which may result in a direct threat to human life or create a risk of human injury (such as a medical instrument, transportation equipment, aerospace machinery, nuclear-reactor controller, fuel-controller or other safety device). LAPIS Semiconductor shall bear no responsibility in any way for use of any of the Products for the above special purposes. If a Product is intended to be used for any such special purpose, please contact a ROHM sales representative before purchasing.

If you intend to export or ship overseas any Product or technology specified herein that may be controlled under the Foreign Exchange and the Foreign Trade Law, you will be required to obtain a license or permit under the Law.

