8-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μPD78P018F is a member of the μPD78018F subseries of 78K/0 series products. The internal mask ROM of the μPD78018F is replaced with one-time PROM or EPROM.

Because the μPD78P018F can be programmed by users, it is ideally suited for applications involving the evaluation of systems in development stages, small-scale production of many different products, and rapid development and time-to-market of new products.

Caution The μPD78P018FDW and 78P018FKK-S are not guaranteed to maintain the reliability level required for mass production of the customer's devices. Please use only experimentally or for evaluation purposes during trial manufacture.

Detailed descriptions of functions are provided in the following documents. Be sure to read them before designing.

μPD78018F, 78018FY Subseries User's Manual : IEU-1397
78K/0 Series User's Manual–Instructions : IEU-1372

FEATURES

- Pin compatible with mask ROM version (except V_{PP} pin)
- Internal PROM: 60 Kbytes [Note 1]
  μPD78P018FDW, 78P018FKK-S   : Re-programmable (suited for system evaluation)
  μPD78P018FCW, 78P018FGC-AB8, 78P018FGK-8A8 : Programmable only once (suited for small-scale production)
- Internal high-speed RAM: 1024 bytes [Note 1]
- Internal expansion RAM : 1024 bytes [Note 2]
- Buffer RAM: 32 bytes
- Operable over same supply voltage range as mask ROM version (1.8 to 5.5 V)
- QTOP™ microcontroller supported

Notes 1. The capacities of internal PROM and internal high-speed RAM can be changed by means of the internal memory size switching register (IMS).

    2. The capacity of the internal expansion RAM can be changed by means of the internal expansion RAM size switching register (IXS).

Remark   QTOP Microcontroller is a general term for microcontrollers which incorporate one-time PROM and are totally supported by NEC's programming service (from programming to marking, screening and verification).

The information in this document is subject to change without notice.

The mark ★ shows major revised points.

> **Differences from mask ROM version are as follows:**
> - The same memory mapping as on a mask ROM version is possible by setting the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).
> - There is no function for incorporating pull-up resistors by means of a mask option for P60 to P63 pins.

In this document, the term PROM is used in parts common to one-time PROM versions and EPROM versions.

ORDERING INFORMATION

Part Number	Package	Internal ROM
μPD78P018FCW	64-pin plastic shrink DIP (750 mil)	One-time PROM
μPD78P018FDW Note	64-pin ceramic shrink DIP (with window) (750 mil)	EPROM
μPD78P018FGC-AB8	64-pin plastic QFP (14 × 14 mm)	One-time PROM
μPD78P018FGK-8A8	64-pin plastic LQFP (12 × 12 mm)	One-time PROM
μPD78P018FKK-S Note	64-pin ceramic WQFN (14 × 14 mm)	EPROM

Note Under development

★ ## QUALITY GRADE

Part Number	Package	Quality Grade
μPD78P018FCW	64-pin plastic shrink DIP (750 mil)	Standard
μPD78P018FDW Note	64-pin ceramic shrink DIP (with window) (750 mil)	Not applicable (for function evaluation)
μPD78P018FGC-AB8	64-pin plastic QFP (14 × 14 mm)	Standard
μPD78P018FGK-8A8	64-pin plastic LQFP (12 × 12 mm)	Standard
μPD78P018FKK-S Note	64-pin ceramic WQFN (14 × 14 mm)	Not applicable (for function evaluation)

Note Under development

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

78K/0 SERIES DEVELOPMENT ★

The following shows the 78K/0 series product development. Subseries names are shown inside frames.

```
┌──────────┐
│          │  Products in mass producution
└──────────┘
┌ ─ ─ ─ ─ ─┐
│          │  Products under development
└ ─ ─ ─ ─ ─┘
```
Y subseries products are compatible with I²C bus.

Control

Pin	Product	Product	Description
100-pin	μPD78078	μPD78078Y	A timer was added to the μPD78054 and external interface function was enhanced
100-pin	μPD78070A	μPD78070AY	ROM-less versions of the μPD78078
80-pin	μPD78058F	μPD78058FY	EMI-noise-reduced versions of the μPD78054
80-pin	μPD78054	μPD78054Y	UART and D/A converter were added to the μPD78014, and I/O was enhanced
64-pin	μPD78018F	μPD78018FY	Low-voltage (1.8 V) operation versions of the μPD78014, expanded choice of ROM and RAM capacities
64-pin	μPD78014	μPD78014Y	An A/D converter and 16-bit timer were added to the μPD78002
64-pin	μPD780001		An A/D was added to the μPD78002
64-pin	μPD78002	μPD78002Y	Basic subseries for control
42/44-pin	μPD78083		On-chip UART, capable of operating at low-voltage (1.8 V)

FIP™ driving

Pin	Product	Description
100-pin	μPD780208	The I/O and FIP C/D of the μPD78044A were enhanced, Display output total: 53
80-pin	μPD78044A	A 6-bit U/D counter was added to the μPD78024, Display output total: 34
64-pin	μPD78024	Basic subseries for driving FIP, Display output total: 26

LCD driving

Pin	Product	Product	Description
100-pin	μPD780308	μPD780308Y	The SIO of the μPD78064 was enhanced, and ROM and RAM capacities expanded
100-pin	μPD78064B		EMI-noise-reduced version of the μPD78064
100-pin	μPD78064	μPD78064Y	Basic subseries for driving LCD, on-chip UART

IEBus™ supported

Pin	Product	Description
80-pin	μPD78098	An IEBus controller was added to the μPD78054

LV

Pin	Product	Description
64-pin	μPD78P0914	PWM output, LV digital code decorder, Hsync counter provided

78K/0 Series

The following table shows the functional differences among subseries.

Function / Part Number		ROM Capacity	Timer				8-bit A/D	8-bit D/A	Serial Interface	I/O	V_DD MIN. Value	External Expansion
			8-bit	16-bit	Watch	WDT						
Control	μPD78078	32 K-60 K	4 ch	1 ch	1 ch	1 ch	8 ch	2 ch	3 ch (UART: 1ch)	88	1.8 V	Available
	μPD78070A	—								61	2.7 V	
	μPD78058F	48 K-60 K	2 ch							69		
	μPD78054	16 K-60 K									2.0 V	
	μPD78018F	8 K-60 K						—	2 ch	53	1.8 V	
	μPD78014	8 K-32 K									2.7 V	
	μPD780001	8 K	—	—					1 ch	39		
	μPD78002	8 K-16 K		1 ch			—			53		Available
	μPD78083			—			8 ch		1 ch (UART: 1ch)	33	1.8 V	—
FIP drive	μPD780208	32 K-60 K	2 ch	1 ch	1 ch	1 ch	8 ch	—	2 ch	74	2.7 V	—
	μPD78044A	16 K-40 K								68		
	μPD78024	24 K-32 K								54		
LCD drive	μPD780308	48 K-60 K	2 ch	1 ch	1 ch	1 ch	8 ch	—	3 ch (UART: 1ch)	57	1.8 V	—
	μPD78064B	32 K							2 ch (UART: 1ch)		2.0 V	
	μPD78064	16 K-32 K										
IEBus Supported	μPD78098	32 K-60 K	2 ch	1 ch	1 ch	1 ch	8 ch	2 ch	3 ch (UART: 1ch)	69	2.7 V	Available
LV	μPD78P0914	32 K	6 ch	—	—	1 ch	8 ch	—	2 ch	54	4.5 V	Available

FUNCTIONAL OVERVIEW (1/2)

Item		Function
Internal memory	PROM	60 Kbytes Note1
	Internal high-speed RAM	1024 bytes Note1
	Internal expansion RAM	1024 bytes Note2
	Buffer RAM	32 bytes
Memory space		64 Kbytes
General-purpose registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)
Instruction cycle		Instruction execution time cycle modification function provided.
	When main system clock selected	0.4 μs/0.8 μs/1.6 μs/3.2 μs/6.4 μs (@10.0-MHz operation)
	When subsystem clock selected	122 μs (@32.768-kHz operation)
Instruction set		• 16-bit operation • Multiply/divide (8 bits × 8 bits, 16 bits ÷ 8 bits) • Bit manipulate (set, reset, test, boolean operation) • BCD adjust, etc.
I/O ports		Total : 53 • CMOS input : 2 • CMOS I/O : 47 • N-channel open-drain I/O (15-V withstand voltage) : 4
A/D converter		• 8-bit resolution × 8 channels • Operable over a wide power supply voltage range: V_{DD} = 2.7 to 5.5 V
Serial interface		• 3-wire/SBI/2-wire mode selectable: 1 channel • 3-wire serial I/O mode (on-chip max. 32 bytes automatic data transmit/receive function): 1 channel
Timer		• 16-bit timer/event counter : 1 channel • 8-bit timer/event counter : 2 channels • Watch timer : 1 channel • Watchdog timer : 1 channel
Timer output		3 (14-bit PWM output × 1)
Clock output		39.1 kHz, 78.1 kHz, 156 kHz, 313 kHz, 625 kHz, 1.25 MHz (@10.0-MHz operation with main system clock), 32.768 kHz (@32.768-kHz operation with subsystem clock)
Buzzer output		2.4 kHz, 4.9 kHz, 9.8 kHz (@10.0-MHz operation with main system clock)
Vectored interrupts	Maskable interrupts	Internal : 8 External : 4
	Non-maskable interrupt	Internal : 1
	Software interrupt	Internal : 1

FUNCTIONAL OVERVIEW (2/2)

| Item	Function
Test input	Internal : 1 External : 1
★ Supply voltage	V_{DD} = 1.8 to 5.5 V
Operating ambient temperature	T_A = −40 to +85°C
Package	• 64-pin plastic shrink DIP (750 mil) • 64-pin ceramic shrink DIP (with window) (750 mil) Note3 • 64-pin plastic QFP (14 × 14 mm) • 64-pin plastic LQFP (12 × 12 mm) • 64-pin ceramic WQFN (750 mil) Note3

Notes 1. The internal PROM and internal high-speed RAM capacities can be changed with the internal memory size switching register (IMS).

　　　2. The internal expansion RAM capacity can be changed with the internal expansion RAM size switching register (IXS).

　　　3. Under development

PIN CONFIGURATION (Top View)

(1) Normal operating mode

- **64-pin Plastic Shrink DIP (750 mil)**
  μPD78P018FCW
- **64-pin Ceramic Shrink DIP (with window) (750 mil)** Note
  μPD78P018FDW

| Left pin	No.		No.	Right pin
P20/SI1	1		64	AV$_{REF}$
P21/SO1	2		63	AV$_{DD}$
P22/SCK1	3		62	P17/ANI7
P23/STB	4		61	P16/ANI6
P24/BUSY	5		60	P15/ANI5
P25/SI0/SB0	6		59	P14/ANI4
P26/SO0/SB1	7		58	P13/ANI3
P27/SCK0	8		57	P12/ANI2
P30/TO0	9		56	P11/ANI1
P31/TO1	10		55	P10/ANI0
P32/TO2	11		54	AV$_{SS}$
P33/TI1	12		53	P04/XT1
P34/TI2	13		52	XT2
P35/PCL	14		51	V$_{PP}$
P36/BUZ	15		50	X1
P37	16		49	X2
V$_{SS}$	17		48	V$_{DD}$
P40/AD0	18		47	P03/INTP3
P41/AD1	19		46	P02/INTP2
P42/AD2	20		45	P01/INTP1
P43/AD3	21		44	P00/INTP0/TI0
P44/AD4	22		43	RESET
P45/AD5	23		42	P67/ASTB
P46/AD6	24		41	P66/WAIT
P47/AD7	25		40	P65/WR
P50/A8	26		39	P64/RD
P51/A9	27		38	P63
P52/A10	28		37	P62
P53/A11	29		36	P61
P54/A12	30		35	P60
P55/A13	31		34	P57/A15
V$_{SS}$	32		33	P56/A14

Note Under development

Cautions 1. Always connect the V$_{PP}$ pin to V$_{SS}$ directly.
   2. Always connect the AV$_{DD}$ pin to V$_{DD}$.
   3. Always connect the AV$_{SS}$ pin to V$_{SS}$.

- **64-pin Plastic QFP (14 × 14 mm)**
  μPD78P018FGC-AB8
- **64-pin Plastic LQFP (12 × 12 mm)**
  μPD78P018FGK-8A8
- **64-pin Ceramic WQFN (14 × 14 mm)** Note
  μPD78P018FKK-S

Top pins (left to right): P27/SCK0, P26/SO0/SB1, P25/SI0/SB0, P24/BUSY, P23/STB, P22/SCK1, P21/SO1, P20/SI1, AV$_{REF}$, AV$_{DD}$, P17/ANI7, P16/ANI6, P15/ANI5, P14/ANI4, P13/ANI3, P12/ANI2

Pins 64 → 49 across top

Left side (pin)		Right side (pin)	
P30/TO0	1	48	P11/ANI1
P31/TO1	2	47	P10/ANI0
P32/TO2	3	46	AV$_{SS}$
P33/TI1	4	45	P04/XT1
P34/TI2	5	44	XT2
P35/PCL	6	43	V$_{PP}$
P36/BUZ	7	42	X1
P37	8	41	X2
V$_{SS}$	9	40	V$_{DD}$
P40/AD0	10	39	P03/INTP3
P41/AD1	11	38	P02/INTP2
P42/AD2	12	37	P01/INTP1
P43/AD3	13	36	P00/INTP0/TI0
P44/AD4	14	35	RESET
P45/AD5	15	34	P67/ASTB
P46/AD6	16	33	P66/WAIT

Pins 17 → 32 across bottom

Bottom pins (left to right): P47/AD7, P50/A8, P51/A9, P52/A10, P53/A11, P54/A12, P55/A13, V$_{SS}$, P56/A14, P57/A15, P60, P61, P62, P63, P64/RD, P65/WR

Note Under development

Cautions 1. Always connect the V$_{PP}$ pin to V$_{SS}$ directly.
2. Always connect the AV$_{DD}$ pin to V$_{DD}$.
3. Always connect the AV$_{SS}$ pin to V$_{SS}$.

P00 to P04	: Port 0		BUSY	: Busy
P10 to P17	: Port 1		AD0 to AD7	: Address/Data Bus
P20 to P27	: Port 2		A8 to A15	: Address Bus
P30 to P37	: Port 3		$\overline{RD}$	: Read Strobe
P40 to P47	: Port 4		$\overline{WR}$	: Write Strobe
P50 to P57	: Port 5		$\overline{WAIT}$	: Wait
P60 to P67	: Port 6		ASTB	: Address Strobe
INTP0 to INTP3	: Interrupt from Peripherals		X1, X2	: Crystal (Main System Clock)
TI0 to TI2	: Timer Input		XT1, XT2	: Crystal (Subsystem Clock)
TO0 to TO2	: Timer Output		$\overline{RESET}$	: Reset
SB0, SB1	: Serial Bus		ANI0 to ANI7	: Analog Input
SI0, SI1	: Serial Input		AV_{DD}	: Analog Power Supply
SO0, SO1	: Serial Output		AV_{SS}	: Analog Ground
$\overline{SCK0}$, $\overline{SCK1}$	: Serial Clock		AV_{REF}	: Analog Reference Voltage
PCL	: Programmable Clock		V_{DD}	: Power Supply
BUZ	: Buzzer Clock		V_{PP}	: Programming Power Supply
STB	: Strobe		V_{SS}	: Ground

(2) PROM programming mode

- **64-pin Plastic Shrink DIP (750 mil)**
  μPD78P018FCW
- **64-pin Ceramic Shrink DIP (with window) (750 mil)** Note
  μPD78P018FDW

Left pin	No.		No.	Right pin
(L)	1		64	Vss
	2		63	VDD
	3		62	
	4		61	
	5		60	
	6		59	(L)
	7		58	
	8		57	
D0	9		56	
D1	10		55	
D2	11		54	Vss
D3	12		53	(L)
D4	13		52	Open
D5	14		51	VPP
D6	15		50	(L)
D7	16		49	Open
Vss	17		48	VDD
A0	18		47	(L)
A1	19		46	PGM
A2	20		45	(L)
A3	21		44	A9
A4	22		43	RESET
A5	23		42	(L)
A6	24		41	
A7	25		40	CE
A8	26		39	OE
A16	27		38	
A10	28		37	(L)
A11	29		36	
A12	30		35	
A13	31		34	A15
Vss	32		33	A14

Note Under development

Cautions 1. (L)   : Individually connect to Vss via a pull-down resistor.
2. Vss   : Connect to GND.
3. RESET : Set to low level.
4. Open   : Leave open.

- **64-pin Plastic QFP (14 × 14 mm)**
  μPD78P018FGC-AB8
- **64-pin Plastic LQFP (12 × 12 mm)**
  μPD78P018FGK-8A8
- **64-pin Ceramic WQFN (14 × 14 mm)** Note
  μPD78P018FKK-S

Pins along top: (L), Vss, Vdd, (L)

Left pins		Right pins	
D0	1	48	(L)
D1	2	47	(L)
D2	3	46	Vss
D3	4	45	(L)
D4	5	44	Open
D5	6	43	Vpp
D6	7	42	(L)
D7	8	41	Open
Vss	9	40	Vdd
A0	10	39	(L)
A1	11	38	PGM
A2	12	37	(L)
A3	13	36	A9
A4	14	35	RESET
A5	15	34	(L)
A6	16	33	(L)

Top pins: 64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49

Bottom pins: 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
A7, A8, A16, A10, A11, A12, A13, Vss, A14, A15, (L), OE, CE

Note Under development

Cautions
1. **(L)** : **Individually connect to Vss via a pull-down resistor.**
2. **Vss** : **Connect to GND.**
3. **RESET** : **Set to low level.**
4. **Open** : **Leave open.**

A0 to A16	: Address	RESET	: Reset
D0 to D7	: Data Bus	VDD	: Power Supply
CE	: Chip Enable	VPP	: Programming Power Supply
OE	: Output Enable	VSS	: Ground
PGM	: Program		

★ **BLOCK DIAGRAM**

TOO/P30 — 16-bit TIMER/
TIO/INTP0/P00 — EVENT COUNTER

TO1/P31 — 8-bit TIMER/
TI1/P33 — EVENT COUNTER 1

TO2/P32 — 8-bit TIMER/
TI2/P34 — EVENT COUNTER 2

WATCHDOG TIMER

WATCH TIMER

SI0/SB0/P25 —
SO0/SB1/P26 — SERIAL
INTERFACE 0
SCK0/P27 —

SI1/P20 —
SO1/P21 —
SCK1/P22 — SERIAL
INTERFACE 1
STB/P23 —
BUSY/P24 —

ANI0/P10- —
ANI7/P17 —
AVDD — A/D CONVERTER
AVSS —
AVREF —

INTP0/P00- — INTERRUPT
INTP3/P03 — CONTROL

BUZ/P36 — BUZZER OUTPUT

PCL/P35 — CLOCK OUTPUT
CONTROL

78K/0 CPU CORE

PROM (60 Kbytes)

RAM (2048 bytes)

VDD VSS VPP

PORT0 — P00
P01-P03
P04

PORT1 — P10-P17

PORT2 — P20-P27

PORT3 — P30-P37

PORT4 — P40-P47

PORT5 — P50-P57

PORT6 — P60-P67

EXTERNAL ACCESS — AD0/P40-AD7/P47
A8/P50-A15/P57
RD/P64
WR/P65
WAIT/P66
ASTB/P67

SYSTEM CONTROL — RESET
X1
X2
XT1/P04
XT2

★ **1. DIFFERENCES BETWEEN THE μPD78P018F AND MASK ROM VERSIONS**

The μPD78P018F is a single-chip microcontroller with an on-chip one-time PROM or one-time EPROM which has program write, erase, and rewrite capability.

It is possible to make all the functions except for PROM specification and mask option of P60 to P63 pins, the same as those of mask ROM versions (μPD78011F, 78012F, 78013F, 78014F, 78015F, 78016F, and 78018F) by setting the internal memory size switching register (IMS) and the internal expansion RAM size switching register (IXS).

Differences between the μPD78P018F and mask ROM versions are shown in Table 1-1.

Table 1-1. Differences between μPD78P018F and Mask ROM Version

Parameter	μPD78P018F	Mask ROM Versions
ROM type	One-time PROM/EPROM	Mask ROM
ROM capacity	60 Kbytes	μPD78011F : 8 Kbytes
		μPD78012F : 16 Kbytes
		μPD78013F : 24 Kbytes
		μPD78014F : 32 Kbytes
		μPD78015F : 40 Kbytes
		μPD78016F : 48 Kbytes
		μPD78018F : 60 Kbytes
Internal high-speed RAM capacity	1024 bytes	μPD78011F : 512 bytes
		μPD78012F : 512 bytes
		μPD78013F : 1024 bytes
		μPD78014F : 1024 bytes
		μPD78015F : 1024 bytes
		μPD78016F : 1024 bytes
		μPD78018F : 1024 bytes
Internal expansion RAM capacity	1024 byte	μPD78011F : No
		μPD78012F : No
		μPD78013F : No
		μPD78014F : No
		μPD78015F : 512 bytes
		μPD78016F : 512 bytes
		μPD78018F : 1024 bytes
Internal ROM, internal high-speed RAM capacity changeable with internal memory size switching register	Yes [Note1]	No
Internal expansion RAM capacity changeable with internal expansion RAM size switching register	Yes [Note2]	No
IC pin	No	Yes
V$_{PP}$ pin	Yes	No
Mask option of P60 to P63 pins	Pull-up resistor is not incorporated.	Pull-up resistor can be incorporated by mask option.
Electrical specifications	See respective data sheet of individual products.	

Notes 1. The internal PROM capacity becomes 60 Kbytes and the internal high-speed RAM capacity becomes 1024 bytes by the $\overline{\text{RESET}}$ input.

2. The internal expansion RAM capacity becomes 1024 bytes by the $\overline{\text{RESET}}$ input.

2. PIN FUNCTIONS

2.1 Pins During Normal Operating Mode

(1) Port Pins (1/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P00	Input	Port 0 5-bit I/O port	Input only	Input	INTP0/TI0
P01	Input/ output		Input/output can be specified bit-wise. When used as an input port, internal pull-up resistor can be connected by software.	Input	INTP1
P02					INTP2
P03					INTP3
P04 Note1	Input		Input only	Input	XT1
P10 to P17	Input/ output	Port 1 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, internal pull-up resistor can be connected by software. Note2		Input	ANI0 to ANI7
P20	Input/ output	Port 2 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, internal pull-up resistor can be connected by software.		Input	SI1
P21					SO1
P22					$\overline{\text{SCK1}}$
P23					STB
P24					BUSY
P25					SI0/SB0
P26					SO0/SB1
P27					$\overline{\text{SCK0}}$
P30	Input/ output	Port 3 8-bit input/output port. Input/output can be specified bit-wise. When used as an input port, internal pull-up resistor can be connected by software.		Input	TO0
P31					TO1
P32					TO2
P33					TI1
P34					TI2
P35					PCL
P36					BUZ
P37					—
P40 to P47	Input/ output	Port 4 8-bit input/output port. Input/output can be specified in 8-bit units. When used as an input port, internal pull-up resistor can be connected by software. Test input flag (KRIF) is set to 1 by falling edge detection.		Input	AD0 to AD7

Notes 1. When using the P04/XT1 pin as an input port, set bit 6 (FRC) of the processor clock control register (PCC) to 1. Do not use the internal feedback resistor of the subsystem clock oscillator.

2. When using the P10/ANI0 to P17/ANI7 pins as the A/D converter analog input, the internal pull-up resistor is automatically disabled.

(1) Port Pins (2/2)

Pin Name	I/O	Function		After Reset	Alternate Function
P50 to P57	Input/ output	Port 5 8-bit input/output port. LEDs can be driven directly. Input/output can be specified bit-wise. When used as an input port, internal pull-up resistor can be connected by software.		Input	A8 to A15
P60	Input/ output	Port 6 8-bit input/output port. Input/output can be specified bit-wise.	N-ch open-drain input/output port. LEDs can be driven directly.	Input	—
P61					
P62					
P63					
P64			When used as an input port, pull-up resistor can be connected by software.		$\overline{RD}$
P65					$\overline{WR}$
P66					$\overline{WAIT}$
P67					$\overline{ASTB}$

(2) Non-port Pins (1/2)

Pin Name	I/O	Function	After Reset	Alternate Function
INTP0	Input	External interrupt input by which the effective edge (rising edge, falling edge, or both rising edge and falling edge) can be specified.	Input	P00/TI0
INTP1				P01
INTP2				P02
INTP3		Falling edge detection external interrupt input.		P03
SI0	Input	Serial interface serial data input.	Input	P25/SB0
SI1				P20
SO0	Output	Serial interface serial data output.	Input	P26/SB1
SO1				P21
SB0	Input/ output	Serial interface serial data input/output.	Input	P25/SI0
SB1				P26/SO0
SCK0	Input/ output	Serial interface serial clock input/output.	Input	P27
SCK1				P22
STB	Output	Serial interface automatic transmit/receive strobe output.	Input	P23
BUSY	Input	Serial interface automatic transmit/receive busy input.	Input	P24

(2) Non-port Pins (2/2)

Pin Name	I/O	Function	After Reset	Alternate Function
TI0	Input	External count clock input to 16-bit timer (TM0).	Input	P00/INTP0
TI1		External count clock input to 8-bit timer (TM1).		P33
TI2		External count clock input to 8-bit timer (TM2).		P34
TO0	Output	16-bit timer output (shared as 14-bit PWM output).	Input	P30
TO1		8-bit timer output.		P31
TO2				P32
PCL	Output	Clock output (for main system clock, subsystem clock trimming).	Input	P35
BUZ	Output	Buzzer output.		P36
AD0 to AD7	Input/output	Low-order address/data bus at external memory expansion.	Input	P40 to P47
A8 to A15	Output	High-order address bus at external memory expansion.	Input	P50 to P57
RD	Output	External memory read operation strobe signal output.	Input	P64
WR		External memory write operation strobe signal output.		P65
WAIT	Input	Wait insertion at external memory access.	Input	P66
ASTB	Output	Strobe output which latches the address information output at port 4 and port 5 to access external memory.	Input	P67
ANI0 to ANI7	Input	A/D converter analog input.	Input	P10 to P17
AV$_{REF}$	Input	A/D converter reference voltage input.	—	—
AV$_{DD}$	—	A/D converter analog power supply. Connected to V$_{DD}$.	—	—
AV$_{SS}$	—	A/D converter ground potential. Connected to V$_{SS}$.	—	—
RESET	Input	System reset input.	—	—
X1	Input	Main system clock oscillation crystal connection.	—	—
X2	—		—	—
XT1	Input	Subsystem clock oscillation crystal connection.	Input	P04
XT2	—		—	—
V$_{DD}$	—	Positive power supply.	—	—
V$_{PP}$	—	High voltage applied during program write/verify. In normal operating mode, connected to V$_{SS}$ directly.	—	—
V$_{SS}$	—	Ground potential.	—	—

2.2 Pins During PROM Programming Mode

Pin	I/O	Function
RESET	Input	Sets PROM programming mode. When +5 V or +12.5 V is applied to the V$_{PP}$ and low level is applied to RESET pin, microcontroller is shifted to PROM programming mode.
V$_{PP}$	Input	Applies high voltage during PROM programming mode setting and program write/verify.
A0 to A16	Input	Address bus
D0 to D7	Input/output	Data bus
CE	Input	PROM enable input/program pulse input.
OE	Input	Read strobe input to PROM.
PGM	Input	Program/program inhibit input in PROM programming mode.
V$_{DD}$	—	Positive power supply
V$_{SS}$	—	Ground potential

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The input/output circuit type of each pin and recommended connection of unused pins are shown in Table 2-1.
For the input/output circuit configuration of each type, see Figure 2-1.

Table 2-1. Types of Pin I/O Circuits

| Pin Name	Input/output Circuit Type	I/O	Recommended Connection when Not Used
P00/INTP0/TI0	2	Input	Connected to Vss.
P01/INTP1	8-A	Input/output	Individually connected to Vss via a resistor.
P02/INTP2			
P03/INTP3			
P04/XT1	16	Input	Connected to Vdd.
P10/ANI0 to P17/ANI7	11	Input/output	Individually connected to Vdd or Vss via a resistor.
P20/SI1	8-A		
P21/SO1	5-A		
P22/SCK1	8-A		
P23/STB	5-A		
P24/BUSY	8-A		
P25/SI0/SB0	10-A		
P26/SO0/SB1			
P27/SCK0			
P30/TO0	5-A		
P31/TO1			
P32/TO2			
P33/TI1	8-A		
P34/TI2			
P35/PCL	5-A		
P36/BUZ			
P37			
P40/AD0 to P47/AD7	5-E		Individually connected to Vdd via a resistor.
P50/A8 to P57/A15	5-A		Individually connected to Vdd or Vss via a resistor.
P60 to P63	13-D		Individually connected to Vdd via a resistor.
P64/RD	5-A		Individually connected to Vdd or Vss via a resistor.
P65/WR			
P66/WAIT			
P67/ASTB			
RESET	2	Input	—
XT2	16	—	Leave open.
AVREF	—		Connected to Vss.
AVdd			Connected to Vdd.
AVss			Connected to Vss.
Vpp			Connected to Vss directly.

Figure 2-1. Pin Input/Output Circuits

3. INTERNAL MEMORY SIZE SWITCHING REGISTER (IMS)

This register is used to disable the use of part of the internal memory by software. By setting this register (IMS), it is possible to get the same memory mapping as that of the mask ROM versions with a different internal memory (ROM, RAM).

IMS is set with an 8-bit memory manipulate instruction.

RESET input sets IMS to CFH.

Figure 3-1. Internal Memory Size Switching Register Format

Symbol	7	6	5	4	3	2	1	0	Address	After Reset	R/W
IMS	RAM2	RAM1	RAM0	0	ROM3	ROM2	ROM1	ROM0	FFF0H	CFH	W

ROM3	ROM2	ROM1	ROM0	Selection of Internal ROM Capacity
0	0	1	0	8 Kbytes
0	1	0	0	16 Kbytes
0	1	1	0	24 Kbytes
1	0	0	0	32 Kbytes
1	0	1	0	40 Kbytes
1	1	0	0	48 Kbytes
1	1	1	0	56 Kbytes Note
1	1	1	1	60 Kbytes
Other than above				Setting prohibited

RAM2	RAM1	RAM0	Selection of Internal High-Speed RAM Capacity
0	1	0	512 bytes
1	1	0	1024 bytes
Other than above			Setting prohibited

Note When the external device expansion function is used, the internal ROM capacity should be set to 56 Kbytes or less.

Table 3-1 shows the setting values of IMS which make the memory mapping the same as that of the mask ROM versions.

Table 3-1. Internal Memory Size Switching Register Setting Values

Target Mask ROM Versions	IMS Setting Value
μPD78011F	42H
μPD78012F	44H
μPD78013F	C6H
μPD78014F	C8H
μPD78015F	CAH
μPD78016F	CCH
μPD78018F	CFH

4. INTERNAL EXPANSION RAM SIZE SWITCHING REGISTER (IXS)

This register is used to disable the use of part of the internal expansion RAM capacity by software. By setting this register (IXS), it is possible to get the same memory mapping as that of the mask ROM versions with a different internal expansion RAM.

IXS is set with an 8-bit memory manipulate instruction.
$\overline{RESET}$ input sets IXS to 0AH.

Figure 4-1. Internal Expansion RAM Size Switching Register Format

IX RAM3	IX RAM2	IX RAM1	IX RAM0	Selection of Internal Expansion RAM Capacity
1	0	1	0	1024 bytes (F400H to F7FFH)
1	0	1	1	512 bytes (F600H to F7FFH)
1	1	0	0	0 bytes
Other than above				Setting prohibited

Table 4-1 shows the setting values of IXS which make the memory mapping the same as that of the mask ROM versions.

Table 4-1. Internal Expansion RAM Size Switching Register Setting Values

Target Mask ROM Versions	IXS Setting Value
*µ*PD78011F	0CH Note
*µ*PD78012F	
*µ*PD78013F	
*µ*PD78014F	
*µ*PD78015F	0BH
*µ*PD78016F	
*µ*PD78018F	0AH

Note Even if a program for the *µ*PD78P018F in which "MOV IXS, #0CH" is written is executed in the *µ*PD78011F, 78012F, 78013F, and 78014F, the operations are not affected.

5. PROM PROGRAMMING

The μPD78P018F has an internal 60-Kbyte PROM as a program memory. For programming, set the PROM programming mode by setting the Vpp and $\overline{RESET}$ pins. For handling unused pins, refer to "**PIN CONFIGURATION (Top View) (2) PROM programming mode.**"

Caution   When writing in a program, use locations 0000H-EFFFH (Specify the last address as EFFFH). You   ★
            cannot write in using a PROM programmer that cannot specify the addresses to write.

5.1 Operating Modes

When +5 V or +12.5 V is applied to the Vpp pin and the low-level signal is applied to the $\overline{RESET}$ pin, the PROM programming mode is set. This mode will become the operating mode as shown in Table 5-1 when the $\overline{CE}$, $\overline{OE}$, and $\overline{PGM}$ pins are set as shown.

Further, when the read mode is set, it is possible to read the contents of the PROM.

Table 5-1. Operating Modes of PROM Programming

Pin / Operating Mode	$\overline{RESET}$	Vpp	V_DD	$\overline{CE}$	$\overline{OE}$	$\overline{PGM}$	D0 to D7
Page data latch	L	+12.5 V	+6.5 V	H	L	H	Data input
Page write				H	H	L	High-impedance
Byte write				L	H	L	Data input
Program verify				L	L	H	Data output
Program inhibit				×	H	H	High-impedance
				×	L	L	
Read		+5 V	+5 V	L	L	H	Data output
Output disable				L	H	×	High-impedance
Standby				H	×	×	High-impedance

× : L or H

(1) Read mode

Read mode is set if $\overline{CE}$ = L, $\overline{OE}$ = L is set.

(2) Output disable mode

Data output becomes high-impedance, and is in the output disable mode, if $\overline{OE}$ = H is set.

Therefore, it allows data to be read from any device by controlling the $\overline{OE}$ pin, if multiple _μ_PD78P018Fs are connected to the data bus.

(3) Standby mode

Standby mode is set if $\overline{CE}$ = H is set.

In this mode, data outputs become high-impedance irrespective of the $\overline{OE}$ status.

(4) Page data latch mode

Page data latch mode is set if $\overline{CE}$ = H, $\overline{PGM}$ = H, $\overline{OE}$ = L are set at the beginning of page write mode.

In this mode, 1 page 4-byte data is latched in an internal address/data latch circuit.

(5) Page write mode

After 1 page 4 bytes of addresses and data are latched in the page data latch mode, a page write is executed by applying a 0.1-ms program pulse (active low) to the $\overline{PGM}$ pin with $\overline{CE}$ = H, $\overline{OE}$ = H. Then, program verification can be performed, if $\overline{CE}$ = L, $\overline{OE}$ = L are set.

If programming is not performed by a one-time program pulse, X (X ≤ 10) write and verification operations should be executed repeatedly.

(6) Byte write mode

Byte write is executed when a 0.1-ms program pulse (active low) is applied to the $\overline{PGM}$ pin with $\overline{CE}$ = L, $\overline{OE}$ = H. Then, program verification can be performed if $\overline{OE}$ = L is set.

If programming is not performed by a one-time program pulse, X (X ≤ 10) write and verification operations should be executed repeatedly.

(7) Program verify mode

Program verify mode is set if $\overline{CE}$ = L, $\overline{PGM}$ = H, $\overline{OE}$ = L are set. In this mode, check if a write operation is performed correctly, after the write.

(8) Program inhibit mode

Program inhibit mode is used when the $\overline{OE}$ pin, V_PP pin, and D0 to D7 pins of multiple _μ_PD78P018Fs are connected in parallel and a write is performed to one of those devices.

When a write operation is performed, the page write mode or byte write mode described above is used. At this time, a write is not performed to a device which has the $\overline{PGM}$ pin driven high.

5.2 PROM Write Procedure

Figure 5-1. Page Program Mode Flow Chart

G = Start address
N = Program last address

Figure 5-2. Page Program Mode Timing

Figure 5-3. Byte Program Mode Flow Chart

```
                          ┌──────────────────┐
                          │      Start       │
                          └──────────────────┘
                          ┌──────────────────┐
                          │   Address = G    │
                          └──────────────────┘
                  ┌───────────────────────────────────────┐
                  │ │ VDD = 6.5 V, VPP = 12.5 V │          │
                  │ └──────────────────────────┘          │
                  │       ┌──────────────────┐            │
                  │       │      X = 0       │            │
                  │       └──────────────────┘            │
                  │       ┌──────────────────┐     No     │
                  │       │    X = X + 1     │◄────┐      │
                  │       └──────────────────┘     │      │
┌──────────────────┐ ┌──────────────────┐    ◇ X = 10 ? ◇──Yes──►
│Address = Address+1│ │0.1-ms program pulse│       ▲      
└──────────────────┘ └──────────────────┘        │      
        ▲                   ◇  Verify  ◇──Fail────┘      
        │                        │ Pass                    
        │          No    ◇ Address = N ? ◇                 
        └────────────────                                  
                                 │ Yes                      
                   │ VDD = 4.5 to 5.5 V, VPP = VDD │        
         Pass   ◇ Verify all bytes ◇ Fail                  
          │              │ All Pass                         
   ┌──────────────┐              ┌──────────────────┐      
   │  Write end   │              │ Defective product│      
   └──────────────┘              └──────────────────┘      
```

G = Start address

N = Program last address

Figure 5-4. Byte Program Mode Timing

Cautions 1. V_{DD} should be applied before V_{PP} and cut after V_{PP}.

2. V_{PP} must not exceed +13.5 V including overshoot.

3. Removing and reinserting while +12.5 V is applied to V_{PP} may adversely affect reliability.

5.3 PROM Read Procedure

The contents of PROM are readable to the external data bus (D0 to D7) according to the read procedure shown below.

(1) Fix the $\overline{\text{RESET}}$ pin at low level, supply +5 V to the Vᴘᴘ pin, and handle all other unused pins as shown in "**PIN CONFIGURATION (Top View) (2) PROM programming mode**".

(2) Supply +5 V to the Vᴅᴅ and Vᴘᴘ pins.

(3) Input address of read data into the A0 to A16 pins.

(4) Read mode

(5) Output data to D0 to D7 pins.

The timings of the above steps (2) to (5) are shown in Figure 5-5.

Figure 5-5. PROM Read Timings

636

★   **6. PROGRAM ERASURE (FOR μPD78P018FDW, 78P018FKK-S)**

The μPD78P018FDW, 78P018FKK-S are capable of erasing (FFH) the contents of data written in a program memory and rewriting.

When erasing the contents of data, irradiate light having a wavelength of less than about 400 nm to the erasure window. Normally, irradiate ultraviolet rays of 254 nm wavelength. Volume of irradiation required to completely erase the contents of data is as follows:

- UV intensity × erasing time   : 30 W•s/cm^2 or more
- Erasing time   : 40 min. or longer (When a UV lamp of 12mW/cm^2 is used. However, a longer time may be needed because of deterioration in performance of the UV lamp, contamination of the erasure window, etc.)

When erasing the contents of data, set up the UV lamp within 2.5 cm from the erasing window. Further, if a filter is provided for a UV lamp, irradiate the ultraviolet rays after removing the filter.

7. OPAQUE FILM ON ERASURE WINDOW (FOR μPD78P018FDW, 78P018FKK-S)

To protect from miserasure by rays other than that of the lamp for erasing EPROM contents, or to protect internal circuit other than EPROM from misoperating by rays, stick an opaque film on the erasure window when EPROM contents erasure is not performed.

8. ONE-TIME PROM VERSION SCREENING

The one-time PROM versions (μPD78P018FCW, 78P018FGC-AB8, 78P018FGK-8A8) cannot be tested completely by NEC before it is shipped, because of its structure. It is recommended to perform screening to verify PROM after writing necessary data and performing high-temperature storage under the condition below.

Storage Temperature	Storage Time
125 °C	24 hours

★   NEC provides for a fee one-time PROM writing, marking, screening, and verify service for products designated as "QTOP Microcontrollers." For details, contact an NEC sales representative.

9. ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings (T_A = 25 °C)

Parameter	Symbol	Test Conditions		Ratings	Unit
Supply voltage	V_{DD}			−0.3 to +7.0	V
	V_{PP}			−0.3 to +13.5	V
	AV_{DD}			−0.3 to V_{DD} + 0.3	V
	AV_{REF}			−0.3 to V_{DD} + 0.3	V
	AV_{SS}			−0.3 to +0.3	V
Input voltage	V_{I1}	P00 to P04, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, X1, X2, XT2, RESET		−0.3 to V_{DD} + 0.3	V
	V_{I2}	P60 to P63	Open-drain	−0.3 to +16	V
	V_{I3}	A9	PROM programming mode	−0.3 to +13.5	V
Output voltage	V_O			−0.3 to V_{DD} + 0.3	V
Analog input voltage	V_{AN}	P10 to P17	Analog input pin	AV_{SS} − 0.3 to AV_{REF} + 0.3	V
Output current high	I_{OH}	1 pin		−10	mA
		P10 to P17, P20 to P27, P30 to P37 total		−15	mA
		P01 to P03, P40 to P47, P50 to P57, P60 to P67 total		−15	mA
Output current low	I_{OL}Note	1 pin	Peak value	30	mA
			r.m.s.	15	mA
		P40 to P47, P50 to P55 total	Peak value	100	mA
			r.m.s.	70	mA
		P01 to P03, P56, P57, P60 to P67 total	Peak value	100	mA
			r.m.s.	70	mA
		P01 to P03, P64 to P67 total	Peak value	50	mA
			r.m.s.	20	mA
		P10 to P17, P20 to P27, P30 to P37 total	Peak value	50	mA
			r.m.s.	20	mA
Operating ambient temperature	T_A			−40 to +85	°C
Storage temperature	T_{stg}			−65 to +150	°C

Note The r.m.s. should be calculated as follows: [r.m.s.] = [peak value] × $\sqrt{duty}$

Caution If any of the parameters exceeds the absolute maximum ratings, even momentarily, device reliability may be impaired. The absolute maximum ratings are values that may physically damage the product. Be sure to use the product within the ratings.

Capacitance (T$_A$ = 25 °C, V$_{DD}$ = V$_{SS}$ = 0 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input capacitance	C$_{IN}$	f = 1 MHz Unmeasured pins returned to 0 V				15	pF
I/O capacitance	C$_{IO}$	f = 1 MHz Unmeasured pins returned to 0 V	P01 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67			15	pF
			P60 to P63			20	pF

Remark   The characteristics of a dual-function pin and a port pin are the same unless otherwise specified.

Main System Clock Oscillation Circuit Characteristics (T$_A$ = −40 to +85 °C, V$_{DD}$ = 1.8 to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Ceramic resonator		Oscillation frequency (f$_X$) Note1	2.7 V ≤ V$_{DD}$ ≤ 5.5 V	1		10	MHz
			1.8 V ≤ V$_{DD}$ < 2.7 V	1		5	
		Oscillation stabilization time Note2	After V$_{DD}$ reaches oscillator voltage range MIN.			4	ms
Crystal resonator		Oscillation frequency (f$_X$) Note1	2.7 V ≤ V$_{DD}$ ≤ 5.5 V	1		10	MHz
			1.8 V ≤ V$_{DD}$ < 2.7 V	1		5	
		Oscillation stabilization time Note2	V$_{DD}$ = 4.5 to 5.5 V			10	ms
						30	
External clock		X1 input frequency (f$_X$) Note1		1.0		10.0	MHz
	μPD74HCU04	X1 input high-/low-level width (t$_{XH}$, t$_{XL}$)		45		500	ns

Notes 1.   *Indicates only oscillation circuit characteristics. Refer to* **AC Characteristics** *for instruction execution time.*

2.   Time required to stabilize oscillation after reset or STOP mode release.

Cautions 1.   **When using the main system clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.**

- **Wiring should be as short as possible.**
- **Wiring should not cross other signal lines.**
- **Wiring should not be placed close to a varying high current.**
- **The potential of the oscillator capacitor ground should be the same as V$_{SS}$.**
- **Do not ground wiring to a ground pattern in which a high current flows.**
- **Do not fetch a signal from the oscillator.**

2.   **When the main system clock is stopped and the system is operated by the subsystem clock, the subsystem clock should be switched again to the main system clock after the oscillation stabilization time is secured by the program.**

Subsystem Clock Oscillation Circuit Characteristics ($T_A = -40$ to $+85$ °C, $V_{DD} = 1.8$ to 5.5 V)

Resonator	Recommended Circuit	Parameter	Test Conditions	MIN.	TYP.	MAX.	Unit
Crystal resonator		Oscillation frequency (f_{XT}) Note 1		32	32.768	35	kHz
		Oscillation stabilization time Note 2	$V_{DD} = 4.5$ to 5.5 V		1.2	2	s
						10	
External clock	XT2 XT1	XT1 input frequency (f_{XT}) Note 1		32		100	kHz
	μPD74HCU04	XT1 input high-/low-level width (t_{XTH}, t_{XTL})		5		15	μs

Notes 1. Indicates only oscillation circuit characteristics. Refer to **AC Characteristics** for instruction execution time.
   2. Time required to stabilize oscillation after V_{DD} reaches oscillator voltage MIN.

Cautions 1. When using the subsystem clock oscillator, wiring in the area enclosed with the dotted line should be carried out as follows to avoid an adverse effect from wiring capacitance.

   ● Wiring should be as short as possible.
   ● Wiring should not cross other signal lines.
   ● Wiring should not be placed close to a varying high current.
   ● The potential of the oscillator capacitor ground should be the same as Vss.
   ● Do not ground wiring to a ground pattern in which a high current flows.
   ● Do not fetch a signal from the oscillator.

   2. The subsystem clock oscillation circuit is a circuit with a low amplification level, more prone to misoperation due to noise than the main system clock.
   Particular care is therefore required with the wiring method when the subsystem clock is used.

RECOMMENDED OSCILLATOR CONSTANTS

Main system clock: Ceramic resonator (T$_A$ ≈ –40 to +85 °C)

Manufacturer	Name	Frequency (MHz)	Recommended Oscillator Constants		Oscillation Voltage Range		Remarks
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
TDK	CCR4.0MC3	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	FCR4.0MC5	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CCR4.19MC3	4.19	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	FCR4.19MC5	4.19	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CCR5.00MC3	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	FCR5.00MC5	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CCR8.00MC	8.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, surface mounting type
	FCR8.00MC5	8.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
	CCR8.38MC	8.38	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, surface mounting type
	FCR8.38MC5	8.38	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
	CCR10.00MC	10.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, surface mounting type
	FCR10.00MC5	10.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
Murata Mfg. Co., Ltd.	CSA4.00MG	4.00	30	30	1.8	5.5	Insertion type
	CST4.00MGW	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CSA4.19MG	4.19	30	30	1.8	5.5	Insertion type
	CST4.19MGW	4.19	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CSA5.00MG	5.00	30	30	1.8	5.5	Insertion type
	CST5.00MGW	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	CSA8.00MTZ	8.00	30	30	2.7	5.5	Insertion type
	CST8.00MTW	8.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
	CSA8.38MTZ	8.38	30	30	2.7	5.5	Insertion type
	CST8.38MTW	8.38	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type
	CSA10.00MTZ	10.00	30	30	2.7	5.5	Insertion type
	CST10.00MTW	10.00	On-Chip	On-Chip	2.7	5.5	On-chip capacitor, insertion type

Caution   **The oscillator constants and oscillation voltage range indicate conditions for stable oscillation, but do not guarantee oscillation frequency accuracy. If oscillation frequency accuracy is required for actual circuits, it is necessary to adjust the oscillation frequency of the oscillator in the actual circuit. Please contact directly the manufacuturer of the resonator to be used.**

Main system clock: Ceramic resonator (TA = –20 to +80 °C)

Manufacturer	Name	Frequency (MHz)	Recommended Oscillator Constants		Oscillation Voltage Range		Remarks
			C1 (pF)	C2 (pF)	MIN. (V)	MAX. (V)	
Kyocera Corporation	PBRC4.00A	4.00	33	33	1.8	5.5	Surface mounting type
	PBRC4.00B	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	KBR-4.00MSA	4.00	33	33	1.8	5.5	insertion type
	KBR-4.00MKS	4.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	PBRC5.00A	5.00	33	33	1.8	5.5	Surface mounting type
	PBRC5.00B	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, surface mounting type
	KBR-5.00MSA	5.00	33	33	1.8	5.5	Insertion type
	KBR-5.00MKS	5.00	On-Chip	On-Chip	1.8	5.5	On-chip capacitor, insertion type
	KBR-8M	8.00	33	33	2.7	5.5	Insertion type
	KBR-10M	10.00	33	33	2.7	5.5	Insertion type

Caution *The oscillator constants and oscillation voltage range indicate conditions for stable oscillation, but do not guarantee oscillation frequency accuracy. If oscillation frequency accuracy is required for actual circuits, it is necessary to adjust the oscillation frequency of the oscillator in the actual circuit. Please contact directly the manufacuturer of the resonator to be used.*

DC Characteristics (T$_A$ = −40 to +85 °C, V$_{DD}$ = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input voltage high	V$_{IH1}$	P10 to P17, P21, P23, P30 to P32,	V$_{DD}$ = 2.7 to 5.5 V	0.7 V$_{DD}$		V$_{DD}$	V
		P35 to P37, P40 to P47,					
		P50 to P57, P64 to P67		0.8 V$_{DD}$		V$_{DD}$	V
	V$_{IH2}$	P00 to P03, P20, P22, P24 to P27,	V$_{DD}$ = 2.7 to 5.5 V	0.8 V$_{DD}$		V$_{DD}$	V
		P33, P34, $\overline{RESET}$		0.85 V$_{DD}$		V$_{DD}$	V
	V$_{IH3}$	P60 to P63	V$_{DD}$ = 2.7 to 5.5 V	0.7 V$_{DD}$		15	V
		(N-ch open-drain)		0.8 V$_{DD}$		15	V
	V$_{IH4}$	X1, X2	V$_{DD}$ = 2.7 to 5.5 V	V$_{DD}$ − 0.5		V$_{DD}$	V
				V$_{DD}$ − 0.2		V$_{DD}$	V
	V$_{IH5}$	XT1/P04, XT2	4.5 V ≤ V$_{DD}$ ≤ 5.5 V	0.8 V$_{DD}$		V$_{DD}$	V
			2.7 V ≤ V$_{DD}$ < 4.5 V	0.9 V$_{DD}$		V$_{DD}$	V
			1.8 V ≤ V$_{DD}$ < 2.7 V **Note**	0.9 V$_{DD}$		V$_{DD}$	V
Input voltage low	V$_{IL1}$	P10 to P17, P21, P23, P30 to P32,	V$_{DD}$ = 2.7 to 5.5 V	0		0.3 V$_{DD}$	V
		P35 to P37, P40 to P47,					
		P50 to P57, P64 to P67		0		0.2 V$_{DD}$	V
	V$_{IL2}$	P00 to P03, P20, P22, P24 to P27,	V$_{DD}$ = 2.7 to 5.5 V	0		0.2 V$_{DD}$	V
		P33, P34, $\overline{RESET}$		0		0.15 V$_{DD}$	V
	V$_{IL3}$	P60 to P63	4.5 V ≤ V$_{DD}$ ≤ 5.5 V	0		0.3 V$_{DD}$	V
			2.7 V ≤ V$_{DD}$ < 4.5 V	0		0.2 V$_{DD}$	V
				0		0.1 V$_{DD}$	V
	V$_{IL4}$	X1, X2	V$_{DD}$ = 2.7 to 5.5 V	0		0.4	V
				0		0.2	V
	V$_{IL5}$	XT1/P04, XT2	4.5 V ≤ V$_{DD}$ ≤ 5.5 V	0		0.2 V$_{DD}$	V
			2.7 V ≤ V$_{DD}$ < 4.5 V	0		0.1 V$_{DD}$	V
			1.8 V ≤ V$_{DD}$ < 2.7 V **Note**	0		0.1 V$_{DD}$	V
Output voltage high	V$_{OH1}$	V$_{DD}$ = 4.5 to 5.5 V, I$_{OH}$ = −1 mA		V$_{DD}$ − 1.0			V
		I$_{OH}$ = −100 μA		V$_{DD}$ − 0.5			V
Output voltage low	V$_{OL1}$	P50 to P57, P60 to P63	V$_{DD}$ = 4.5 to 5.5 V,		0.4	2.0	V
			I$_{OL}$ = 15 mA				
		P01 to P03, P10 to P17, P20 to P27,	V$_{DD}$ = 4.5 to 5.5 V,			0.4	V
		P30 to P37, P40 to P47, P64 to P67	I$_{OL}$ = 1.6 mA				
	V$_{OL2}$	SB0, SB1, $\overline{SCK0}$	V$_{DD}$ = 4.5 to 5.5 V, open-drain			0.2 V$_{DD}$	V
			pulled-up (R = 1 kΩ)				
	V$_{OL3}$	I$_{OL}$ = 400 μA				0.5	V

Note When using XT1/P04 as P04, input the inverse of P04 to XT2 using an inverter.

Remark The characteristics of a dual-function pin and a port pin are the same unless otherwise specified.

DC Characteristics (T_A = −40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Input leakage current high	I_{LIH1}	V_{IN} = V_{DD}	P00 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, $\overline{RESET}$			3	μA
	I_{LIH2}		X1, X2, XT1/P04, XT2			20	μA
	I_{LIH3}	V_{IN} = 15 V	P60 to P63			80	μA
Input leakage current low	I_{LIL1}	V_{IN} = 0 V	P00 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67, $\overline{RESET}$			−3	μA
	I_{LIL2}		X1, X2, XT1/P04, XT2			−20	μA
	I_{LIL3}		P60 to P63			−3 Note	μA
Output leakage current high	I_{LOH}	V_{OUT} = V_{DD}				3	μA
Output leakage current low	I_{LOL}	V_{OUT} = 0 V				−3	μA
Software pull-up resistor	R	V_{IN} = 0 V, P01 to P03, P10 to P17, P20 to P27, P30 to P37, P40 to P47, P50 to P57, P64 to P67		15	40	90	kΩ

Note For P60-P63, a low-level input leak current of −200 μA (MAX.) flows only during the 3 clocks (no-wait time) after an instruction has been executed to read out port 6 (P6) or port mode register 6 (PM6). Outside the period of 3 clocks following execution a read-out instruction, the current is −3 μA (MAX.).

Remark The characteristics of a dual-function pin and a port pin are the same unless otherwise specified.

DC Characteristics ($T_A = -40$ to $+85$ °C, $V_{DD} = 1.8$ to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Supply current Note 1	I_DD1	10.00-MHz crystal oscillation operation mode	$V_{DD} = 5.0$ V $\pm$ 10 % **Note 2**		12.0	24.0	mA
			$V_{DD} = 3.0$ V $\pm$ 10 % **Note 3**		1.4	2.8	mA
	I_DD2	10.00-MHz crystal oscillation HALT mode	$V_{DD} = 5.0$ V $\pm$ 10 % **Note 2**		4.0	8.0	mA
			$V_{DD} = 3.0$ V $\pm$ 10 % **Note 3**		1.4	2.8	mA
	I_DD3	32.768-kHz crystal oscillation operation mode **Note4**	$V_{DD} = 5.0$ V $\pm$ 10 %		150	300	μA
			$V_{DD} = 3.0$ V $\pm$ 10 %		100	200	μA
			$V_{DD} = 2.0$ V $\pm$ 10 %		60	120	μA
	I_DD4	32.768-kHz crystal oscillation HALT mode **Note4**	$V_{DD} = 5.0$ V $\pm$ 10 %		25	50	μA
			$V_{DD} = 3.0$ V $\pm$ 10 %		5	15	μA
			$V_{DD} = 2.0$ V $\pm$ 10 %		2.5	10	μA
	I_DD5	XT1 = V_DD STOP mode when using feedback resistor	$V_{DD} = 5.0$ V $\pm$ 10 %		2.0	30	μA
			$V_{DD} = 3.0$ V $\pm$ 10 %		1.0	10	μA
			$V_{DD} = 2.0$ V $\pm$ 10 %		0.5	10	μA
	I_DD6	XT1 = V_DD STOP mode when not using feedback resistor	$V_{DD} = 5.0$ V $\pm$ 10 %		0.1	30	μA
			$V_{DD} = 3.0$ V $\pm$ 10 %		0.05	10	μA
			$V_{DD} = 2.0$ V $\pm$ 10 %		0.05	10	μA

Notes 1. This current excludes the AV_REF current, port current, and current which flows in the internal pull-up resistor.

2. When operating at high-speed mode (when the processor clock control register (PCC) is set to 00H)

3. When operating at low-speed mode (when PCC is set to 04H)

4. When main system clock stopped.

AC Characteristics

(1) Basic Operation (T_A = −40 to +85 °C, V_{DD} = 1.8 to 5.5 V)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
Cycle time	T_{CY}	Operating on main system clock	3.5 V ≤ V_{DD} ≤ 5.5 V	0.4		64	μs
(Min. instruction			2.7 V ≤ V_{DD} < 3.5 V	0.8		64	μs
execution time)			1.8 V ≤ V_{DD} < 2.7 V	2.0		64	μs
		Operating on subsystem clock		40	122	125	μs
TI0 input	t_{TIH0},	3.5 V ≤ V_{DD} ≤ 5.5 V		2/f_{sam}+0.1 **Note**			μs
high-/low-level	t_{TIL0}	2.7 V ≤ V_{DD} < 3.5 V		2/f_{sam}+0.2 **Note**			μs
width		1.8 V ≤ V_{DD} < 2.7 V		2/f_{sam}+0.5 **Note**			μs
TI1, TI2 input	f_{TI1}	V_{DD} = 4.5 to 5.5 V		0		4	MHz
frequency				0		275	kHz
TI1, TI2 input	t_{TIH1},	V_{DD} = 4.5 to 5.5 V		100			ns
high-/low-level	t_{TIL1}						
width				1.8			μs
Interrupt input	t_{INTH},	INTP0	3.5 V ≤ V_{DD} ≤ 5.5 V	2/f_{sam}+0.1 **Note**			μs
high-/low-level	t_{INTL}		2.7 V ≤ V_{DD} < 3.5 V	2/f_{sam}+0.2 **Note**			μs
width			1.8 V ≤ V_{DD} < 2.7 V	2/f_{sam}+0.5 **Note**			μs
		INTP1 to INTP3, KR0 to KR7	V_{DD} = 2.7 to 5.5 V	10			μs
				20			μs
RESET low-	t_{RSL}	V_{DD} = 2.7 to 5.5 V		10			μs
level width				20			μs

Note In combination with bits 0 (SCS0) and 1 (SCS1) of sampling clock select register (SCS), selection of f_{sam} is possible between $fx/2^{N-1}$, $fx/64$, and $fx/128$ (when N= 0 to 4).

T_{CY} vs. V_{DD} (At main system clock operation)

(2) Read/Write Operation ($T_A = -40$ to $+85$ °C, $V_{DD} = 2.7$ to 5.5 V)

Parameter	Symbol	Test Conditions	MIN.	MAX.	Unit
ASTB high-level width	t_{ASTH}		$0.5t_{CY}$		ns
Address setup time	t_{ADS}		$0.5t_{CY}-30$		ns
Address hold time	t_{ADH}		50		ns
Data input time from address	t_{ADD1}			$(2.5+2n)t_{CY}-50$	ns
	t_{ADD2}			$(3+2n)t_{CY}-100$	ns
Data input time from $\overline{RD}\downarrow$	t_{RDD1}			$(1+2n)t_{CY}-25$	ns
	t_{RDD2}			$(2.5+2n)t_{CY}-100$	ns
Read data hold time	t_{RDH}		0		ns
$\overline{RD}$ low-level width	t_{RDL1}		$(1.5+2n)t_{CY}-20$		ns
	t_{RDL2}		$(2.5+2n)t_{CY}-20$		ns
$\overline{WAIT}\downarrow$ input time from $\overline{RD}\downarrow$	t_{RDWT1}			$0.5t_{CY}$	ns
	t_{RDWT2}			$1.5t_{CY}$	ns
$\overline{WAIT}\downarrow$ input time from $\overline{WR}\downarrow$	t_{WRWT}			$0.5t_{CY}$	ns
$\overline{WAIT}$ low-level width	t_{WTL}		$(0.5+2n)t_{CY}+10$	$(2+2n)t_{CY}$	ns
Write data setup time	t_{WDS}		100		ns
Write data hold time	t_{WDH}	Load resistance ≥ 5 kΩ	20		ns
$\overline{WR}$ low-level width	t_{WRL}		$(2.5+2n)t_{CY}-20$		ns
$\overline{RD}\downarrow$ delay time from ASTB$\downarrow$	t_{ASTRD}		$0.5t_{CY}-30$		ns
$\overline{WR}\downarrow$ delay time from ASTB$\downarrow$	t_{ASTWR}		$1.5t_{CY}-30$		ns
ASTB$\uparrow$ delay time from $\overline{RD}\uparrow$ in external fetch	t_{RDAST}		$t_{CY}-10$	$t_{CY}+40$	ns
Address hold time from $\overline{RD}\uparrow$ in external fetch	t_{RDADH}		t_{CY}	$t_{CY}+50$	ns
Write data output time from $\overline{RD}\uparrow$	t_{RDWD}	$V_{DD} = 4.5$ to 5.5 V	$0.5t_{CY}+5$	$0.5t_{CY}+30$	ns
			$0.5t_{CY}+15$	$0.5t_{CY}+90$	ns
Write data output time from $\overline{WR}\downarrow$	t_{WRWD}	$V_{DD} = 4.5$ to 5.5 V	5	30	ns
			15	90	ns
Address hold time from $\overline{WR}\uparrow$	t_{WRADH}	$V_{DD} = 4.5$ to 5.5 V	t_{CY}	$t_{CY}+60$	ns
			t_{CY}	$t_{CY}+100$	ns
$\overline{RD}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTRD}		$0.5t_{CY}$	$2.5t_{CY}+80$	ns
$\overline{WR}\uparrow$ delay time from $\overline{WAIT}\uparrow$	t_{WTWR}		$0.5t_{CY}$	$2.5t_{CY}+80$	ns

Remarks 1. $t_{CY} = T_{CY}/4$
2. n indicates the number of waits.

(3) Serial Interface ($T_A = -40$ to $+85\ °C$, $V_{DD} = 1.8$ to 5.5 V)

(a) Serial Interface Channel 0

(i) 3-wire serial I/O mode ($\overline{SCK0}$... Internal clock output)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t_{KCY1}	4.5 V $\leq V_{DD} \leq 5.5$ V	800			ns
		2.7 V $\leq V_{DD} < 4.5$ V	1600			ns
		2.0 V $\leq V_{DD} < 2.7$ V	3200			ns
			4800			ns
$\overline{SCK0}$ high-/low-level	t_{KH1},	$V_{DD} = 4.5$ to 5.5 V	$t_{KCY1}/2-50$			ns
width	t_{KL1}		$t_{KCY1}/2-100$			ns
SI0 setup time	t_{SIK1}	4.5 V $\leq V_{DD} \leq 5.5$ V	100			ns
(to $\overline{SCK0}\uparrow$)		2.7 V $\leq V_{DD} < 4.5$ V	150			ns
		2.0 V $\leq V_{DD} < 2.7$ V	300			ns
			400			ns
SI0 hold time	t_{KSI1}		400			ns
(from $\overline{SCK0}\uparrow$)						
SO0 output delay time	t_{KSO1}	C = 100 pF **Note**			300	ns
from $\overline{SCK0}\downarrow$						

Note C is the load capacitance of $\overline{SCK0}$ and SO0 output lines.

(ii) 3-wire serial I/O mode ($\overline{SCK0}$... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t_{KCY2}	4.5 V $\leq V_{DD} \leq 5.5$ V		800			ns
		2.7 V $\leq V_{DD} < 4.5$ V		1600			ns
		2.0 V $\leq V_{DD} < 2.7$ V		3200			ns
				4800			ns
$\overline{SCK0}$ high-/low-level	t_{KH2},	4.5 V $\leq V_{DD} \leq 5.5$ V		400			ns
width	t_{KL2}	2.7 V $\leq V_{DD} < 4.5$ V		800			ns
		2.0 V $\leq V_{DD} < 2.7$ V		1600			ns
				2400			ns
SI0 setup time	t_{SIK2}	$V_{DD} = 2.0$ to 5.5 V		100			ns
(to $\overline{SCK0}\uparrow$)				150			ns
SI0 hold time	t_{KSI2}			400			ns
(from $\overline{SCK0}\uparrow$)							
SO0 output delay time	t_{KSO2}	C = 100 pF **Note**	$V_{DD} = 2.0$ to 5.5 V			300	ns
from $\overline{SCK0}\downarrow$						500	ns
$\overline{SCK0}$ rise, fall time	t_{R2},	When external device				160	ns
	t_{F2}	expansion function is used					
		When external device expansion function is not used	When 16-bit timer output function is used			700	ns
			When 16-bit timer output function is not used			1000	ns

Note C is the load capacitance of SO0 output line.

(iii) SBI mode (SCK0... Internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t_{KCY3}	$4.5\ V \leq V_{DD} \leq 5.5\ V$		800			ns
		$2.0\ V \leq V_{DD} < 4.5\ V$		3200			ns
				4800			ns
SCK0 high-/low-level	t_{KH3},	$V_{DD} = 4.5$ to $5.5\ V$		$t_{KCY3}/2-50$			ns
width	t_{KL3}			$t_{KCY3}/2-150$			ns
SB0, SB1 setup time	t_{SIK3}	$4.5\ V \leq V_{DD} \leq 5.5\ V$		100			ns
(to SCK0↑)		$2.0\ V \leq V_{DD} < 4.5\ V$		300			ns
				400			ns
SB0, SB1 hold time	t_{KSI3}			$t_{KCY3}/2$			ns
(from SCK0↑)							
SB0, SB1 output delay	t_{KSO3}	$R = 1\ k\Omega$,	$V_{DD} = 4.5$ to $5.5\ V$	0		250	ns
time from SCK0↓		$C = 100\ pF$ Note		0		1000	ns
SB0, SB1↓ from SCK0↑	t_{KSB}			t_{KCY3}			ns
SCK0↓ from SB0, SB1↓	t_{SBK}			t_{KCY3}			ns
SB0, SB1 high-level	t_{SBH}			t_{KCY3}			ns
width							
SB0, SB1 low-level	t_{SBL}			t_{KCY3}			ns
width							

Note R and C are the load resistance and load capacitance of the SB0, SB1 and SCK0 output lines.

(iv) SBI mode (SCK0... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK0 cycle time	t_{KCY4}	$4.5\ V \leq V_{DD} \leq 5.5\ V$		800			ns
		$2.0\ V \leq V_{DD} < 4.5\ V$		3200			ns
				4800			ns
SCK0 high-/low-level	t_{KH4},	$4.5\ V \leq V_{DD} \leq 5.5\ V$		400			ns
width	t_{KL4}	$2.0\ V \leq V_{DD} < 4.5\ V$		1600			ns
				2400			ns
SB0, SB1 setup time	t_{SIK4}	$4.5\ V \leq V_{DD} \leq 5.5\ V$		100			ns
(to SCK0↑)		$2.0\ V \leq V_{DD} < 4.5\ V$		300			ns
				400			ns
SB0, SB1 hold time	t_{KSI4}			$t_{KCY4}/2$			ns
(from SCK0↑)							
SB0, SB1 output delay	t_{KSO4}	$R = 1\ k\Omega$,	$V_{DD} = 4.5$ to $5.5\ V$	0		300	ns
time from SCK0↓		$C = 100\ pF$ Note		0		1000	ns
SB0, SB1↓ from SCK0↑	t_{KSB}			t_{KCY4}			ns
SCK0↓ from SB0, SB1↓	t_{SBK}			t_{KCY4}			ns
SB0, SB1 high-level	t_{SBH}			t_{KCY4}			ns
width							
SB0, SB1 low-level	t_{SBL}			t_{KCY4}			ns
width							
SCK0 rise, fall time	t_{R4},	When external device				160	ns
	t_{F4}	expansion function is used					
		When external	When 16-bit timer			700	ns
		device expansion	output function is				
		function is not	used				
		used	When 16-bit timer			1000	ns
			output function is				
			not used				

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

(v) 2-wire serial I/O mode ($\overline{\text{SCK0}}$... Internal clock output)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t_{KCY5}	R = 1 kΩ, C = 100 pF Note	2.7 V ≤ V_{DD} ≤ 5.5 V	1600			ns
			2.0 V ≤ V_{DD} < 2.7 V	3200			ns
				4800			ns
$\overline{\text{SCK0}}$ high-level width	t_{KH5}		V_{DD} = 2.7 to 5.5 V	$t_{KCY5}/2-160$			ns
				$t_{KCY5}/2-190$			ns
$\overline{\text{SCK0}}$ low-level width	t_{KL5}		V_{DD} = 4.5 to 5.5 V	$t_{KCY5}/2-50$			ns
				$t_{KCY5}/2-100$			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}$↑)	t_{SIK5}		4.5 V ≤ V_{DD} ≤ 5.5 V	300			ns
			2.7 V ≤ V_{DD} < 4.5 V	350			ns
			2.0 V ≤ V_{DD} < 2.7 V	400			ns
				500			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}$↑)	t_{KS5}			600			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}$↓	t_{KSO5}			0		300	ns

Note R and C are the load resistance and load capacitance of the $\overline{\text{SCK0}}$, SB0 and SB1 output lines.

(vi) 2-wire serial I/O mode ($\overline{\text{SCK0}}$... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{\text{SCK0}}$ cycle time	t_{KCY6}	2.7 V ≤ V_{DD} ≤ 5.5 V		1600			ns
		2.0 V ≤ V_{DD} < 2.7 V		3200			ns
				4800			ns
$\overline{\text{SCK0}}$ high-level width	t_{KH6}	2.7 V ≤ V_{DD} ≤ 5.5 V		650			ns
		2.0 V ≤ V_{DD} < 2.7 V		1300			ns
				2100			ns
$\overline{\text{SCK0}}$ low-level width	t_{KL6}	2.7 V ≤ V_{DD} ≤ 5.5 V		800			ns
		2.0 V ≤ V_{DD} < 2.7 V		1600			ns
				2400			ns
SB0, SB1 setup time (to $\overline{\text{SCK0}}$↑)	t_{SIK6}	V_{DD} = 2.0 to 5.5 V		100			ns
				150			ns
SB0, SB1 hold time (from $\overline{\text{SCK0}}$↑)	t_{KSI6}			$t_{KCY6}/2$			ns
SB0, SB1 output delay time from $\overline{\text{SCK0}}$↓	t_{KSO6}	R = 1 kΩ, C = 100 pF Note	4.5 V ≤ V_{DD} ≤ 5.5 V	0		300	ns
			2.0 V ≤ V_{DD} < 4.5 V	0		500	ns
				0		800	ns
$\overline{\text{SCK0}}$ rise, fall time	t_{R6}, t_{F6}	When external device expansion function is used				160	ns
		When external device expansion function is not used	When 16-bit timer output function is used			700	ns
			When 16-bit timer output function is not used			1000	ns

Note R and C are the load resistance and load capacitance of the SB0 and SB1 output lines.

(b) Serial Interface Channel 1

(i) 3-wire serial I/O mode ($\overline{\text{SCK1}}$... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t_{KCY7}	4.5 V ≤ V_{DD} ≤ 5.5 V	800			ns
		2.7 V ≤ V_{DD} < 4.5 V	1600			ns
		2.0 V ≤ V_{DD} < 2.7 V	3200			ns
			4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	t_{KH7},	V_{DD} = 4.5 to 5.5 V	$t_{KCY7}/2-50$			ns
	t_{KL7}		$t_{KCY7}/2-100$			ns
SI1 setup time (to $\overline{\text{SCK1}}$↑)	t_{SIK7}	4.5 V ≤ V_{DD} ≤ 5.5 V	100			ns
		2.7 V ≤ V_{DD} < 4.5 V	150			ns
		2.0 V ≤ V_{DD} < 2.7 V	300			ns
			400			ns
SI1 hold time (from $\overline{\text{SCK1}}$↑)	t_{KSI7}		400			ns
SO1 output delay time from $\overline{\text{SCK1}}$↓	t_{KSO7}	C = 100 pF **Note**			300	ns

Note   C is the load capacitance of $\overline{\text{SCK1}}$ and SO1 output lines.

(ii) 3-wire serial I/O mode ($\overline{\text{SCK1}}$... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t_{KCY8}	4.5 V ≤ V_{DD} ≤ 5.5 V		800			ns
		2.7 V ≤ V_{DD} < 4.5 V		1600			ns
		2.0 V ≤ V_{DD} < 2.7 V		3200			ns
				4800			ns
$\overline{\text{SCK1}}$ high-/low-level width	t_{KH8},	4.5 V ≤ V_{DD} ≤ 5.5 V		400			ns
	t_{KL8}	2.7 V ≤ V_{DD} < 4.5 V		800			ns
		2.0 V ≤ V_{DD} < 2.7 V		1600			ns
				2400			ns
SI1 setup time (to $\overline{\text{SCK1}}$↑)	t_{SIK8}	V_{DD} = 2.0 to 5.5 V		100			ns
				150			ns
SI1 hold time (from $\overline{\text{SCK1}}$↑)	t_{KSI8}			400			ns
SO1 output delay time from $\overline{\text{SCK1}}$↓	t_{KSO8}	C = 100 pF **Note**	V_{DD} = 2.0 to 5.5 V			300	ns
						500	ns
$\overline{\text{SCK1}}$ rise, fall time	t_{R8},	When external device expansion function is used				160	ns
	t_{F8}	When external device expansion function is not used	When 16-bit timer output function is used			700	ns
			When 16-bit timer output function is not used			1000	ns

Note   C is the load capacitance of SO1 output line.

(iii) 3-wire serial I/O mode with automatic transmit/receive function (SCK1... Internal clock output)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
SCK1 cycle time	t_{KCY9}	$4.5\ V \le V_{DD} \le 5.5\ V$	800			ns
		$2.7\ V \le V_{DD} < 4.5\ V$	1600			ns
		$2.0\ V \le V_{DD} < 2.7\ V$	3200			ns
			4800			ns
SCK1 high-/low-level width	$t_{KH9},$ t_{KL9}	$V_{DD} = 4.5\ to\ 5.5\ V$	$t_{KCY9}/2-50$			ns
			$t_{KCY9}/2-100$			ns
SI1 setup time (to SCK1↑)	t_{SIK9}	$4.5\ V \le V_{DD} \le 5.5\ V$	100			ns
		$2.7\ V \le V_{DD} < 4.5\ V$	150			ns
		$2.0\ V \le V_{DD} < 2.7\ V$	300			ns
			400			ns
SI1 hold time (from SCK1↑)	t_{KSI9}		400			ns
SO1 output delay time from SCK1↓	t_{KSO9}	$C = 100\ pF$ **Note**			300	ns
STB↑ from SCK1↑	t_{SBD}		$t_{KCY9}/2-100$		$t_{KCY9}/2+100$	ns
Strobe signal high-level width	t_{SBW}	$2.7\ V \le V_{DD} \le 5.5\ V$	$t_{KCY9}-30$		$t_{KCY9}+30$	ns
		$2.0\ V \le V_{DD} < 2.7\ V$	$t_{KCY9}-60$		$t_{KCY9}+60$	ns
			$t_{KCY9}-90$		$t_{KCY9}+90$	ns
Busy signal setup time (to busy signal detection timing)	t_{BYS}		100			ns
Busy signal hold time (from busy signal detection timing)	t_{BYH}	$4.5\ V \le V_{DD} \le 5.5\ V$	100			ns
		$2.7\ V \le V_{DD} < 4.5\ V$	150			ns
		$2.0\ V \le V_{DD} < 2.7\ V$	200			ns
			300			ns
SCK1↓ from busy inactive	t_{SPS}				$2t_{KCY9}$	ns

Note C is the load capacitance of SCK1 and SO1 output lines.

(iv) 3-wire serial I/O mode with automatic transmit/receive function ($\overline{SCK1}$... External clock input)

Parameter	Symbol	Test Conditions		MIN.	TYP.	MAX.	Unit
$\overline{SCK1}$ cycle time	t_{KCY10}	$4.5\ V \le V_{DD} \le 5.5\ V$		800			ns
		$2.7\ V \le V_{DD} < 4.5\ V$		1600			ns
		$2.0\ V \le V_{DD} < 2.7\ V$		3200			ns
				4800			ns
$\overline{SCK1}$ high-/low-level	$t_{KH10},$	$4.5\ V \le V_{DD} \le 5.5\ V$		400			ns
width	t_{KL10}	$2.7\ V \le V_{DD} < 4.5\ V$		800			ns
		$2.0\ V \le V_{DD} < 2.7\ V$		1600			ns
				2400			ns
SI1 setup time	t_{SIK10}	$V_{DD} = 2.0$ to $5.5\ V$		100			ns
(to $\overline{SCK1}\uparrow$)				150			ns
SI1 hold time	t_{KSI10}			400			ns
(from $\overline{SCK1}\uparrow$)							
SO1 output delay time	t_{KSO10}	$C = 100\ pF$ **Note**	$V_{DD} = 2.0$ to $5.5\ V$			300	ns
from $\overline{SCK1}\downarrow$						500	ns
$\overline{SCK1}$ rise, fall time	$t_{R10},\ t_{F10}$	When external device expansion function is used				160	ns
		When external device expansion function is not used				1000	ns

Note *C is the load capacitance of the SO1 output line.*

AC Timing Test Point (Excluding X1, XT1 Input)

Clock Timing

TI Timing

Read/Write Operation

External fetch (No wait):

External fetch (Wait insertion):

External data access (No wait):

| A8 to A15 | Higher 8-Bit Address |
| AD0 to AD7 | Lower 8-Bit Address / Hi-Z / Read Data / Hi-Z / Write Data / Hi-Z |

t_{ADD2}, t_{ADS}, t_{ADH}, t_{RDD2}, t_{ASTH}, t_{RDH}

ASTB

$\overline{RD}$ — t_{ASTRD}, t_{RDL2}, t_{RDWD}, t_{WDS}, t_{WDH}

t_{WRWD}, t_{WRADH}

$\overline{WR}$ — t_{ASTWR}, t_{WRL}

External data access (Wait insertion):

| A8 to A15 | Higher 8-Bit Address |
| AD0 to AD7 | Lower 8-Bit Address / Hi-Z / Read Data / Hi-Z / Write Data / Hi-Z |

t_{ADD2}, t_{ADS}, t_{ADH}, t_{ASTH}, t_{RDD2}, t_{RDH}

ASTB — t_{ASTRD}

$\overline{RD}$ — t_{RDL2}, t_{RDWD}, t_{WDS}, t_{WDH}

t_{WRWD}

$\overline{WR}$ — t_{ASTWR}, t_{WRL}, t_{WRADH}

$\overline{WAIT}$ — t_{RDWT2}, t_{WTL}, t_{WTRD}, t_{WRWT}, t_{WTL}, t_{WTWR}

Serial Transfer Timing

3-wire serial I/O mode:

m = 1, 2, 7, 8
n = 2, 8

SBI mode (Bus release signal transfer):

SBI Mode (command signal transfer):

2-wire serial I/O mode:

3-wire serial I/O mode with automatic transmit/receive function:

3-wire serial I/O mode with automatic transmit/receive function (busy processing):

Note   The signal is not actually driven low here; it is shown as such to indicate the timing.

A/D Converter Characteristics (T_A = –40 to +85 °C, AV_{DD} = V_{DD} = 2.7 to 5.5 V, AV_{SS} = V_{SS} = 0 V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Resolution			8	8	8	bit
Overall error **Note**		2.7 V ≤ AV_{REF} ≤ AV_{DD}			1.4	%
Conversion time	t_{CONV}		19.1		200	µs
Sampling time	t_{SAMP}		24/fx			µs
Analog input voltage	V_{IAN}		AV_{SS}		AV_{REF}	V
Reference voltage	AV_{REF}		2.7		AV_{DD}	V
AV_{REF} resistance	R_{AIREF}		4	14		kΩ

Note Overall error excluding quantization error (±1/2 LSB). It is indicated as a ratio to the full-scale value.

Data Memory STOP Mode Low Supply Voltage Data Retention Characteristics (T_A = –40 to +85 °C)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	V_{DDDR}		1.8		5.5	V
Data retention supply current	I_{DDDR}	V_{DDDR} = 1.8 V Subsystem clock stops and feed-back resistor disconnected		0.1	10	µA
Release signal set time	t_{SREL}		0			µs
Oscillation stabilization wait time	t_{WAIT}	Release by $\overline{RESET}$		2^{18}/fx		ms
		Release by interrupt		**Note**		ms

Note In combination with bit 0 to bit 2 (OSTS0 to OSTS2) of oscillation stabilization time select register (OSTS), selection of 2^{13}/fx and 2^{15}/fx to 2^{18}/fx is possible.

Data Retention Timing (STOP Mode Release by $\overline{RESET}$)

Data Retention Timing (Standby Release Signal : STOP Mode Release by Interrupt Signal)

Interrupt Input Timing

INTP0 to INTP2

INTP3

$\overline{\text{RESET}}$ **Input Timing**

$\overline{\text{RESET}}$

PROM PROGRAMMING CHARACTERISTICS

DC Characteristics

(1) PROM Write Mode ($T_A = 25 \pm 5\ °C$, $V_{DD} = 6.5 \pm 0.25\ V$, $V_{PP} = 12.5 \pm 0.3\ V$)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	V_{IH}	V_{IH}		$0.7\ V_{DD}$		V_{DD}	V
Input voltage low	V_{IL}	V_{IL}		0		$0.3\ V_{DD}$	V
Output voltage high	V_{OH}	V_{OH}	$I_{OH} = -1\ mA$	$V_{DD} - 1.0$			V
Output voltage low	V_{OL}	V_{OL}	$I_{OL} = 1.6\ mA$			0.4	V
Input leakage current	I_{LI}	I_{LI}	$0 \le V_{IN} \le V_{DD}$	−10		+10	μA
V_{PP} supply voltage	V_{PP}	V_{PP}		12.2	12.5	12.8	V
V_{DD} supply voltage	V_{DD}	V_{CC}		6.25	6.5	6.75	V
V_{PP} supply current	I_{PP}	I_{PP}	$\overline{PGM} = V_{IL}$			50	mA
V_{DD} supply current	I_{DD}	I_{CC}				50	mA

Note Corresponding μPD27C1001A symbol

(2) PROM Read Mode ($T_A = 25 \pm 5\ °C$, $V_{DD} = 5.0 \pm 0.5\ V$, $V_{PP} = V_{DD} \pm 0.6\ V$)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Input voltage high	V_{IH}	V_{IH}		$0.7\ V_{DD}$		V_{DD}	V
Input voltage low	V_{IL}	V_{IL}		0		$0.3\ V_{DD}$	V
Output voltage high	V_{OH1}	V_{OH1}	$I_{OH} = -1\ mA$	$V_{DD} - 1.0$			V
	V_{OH2}	V_{OH2}	$I_{OH} = -100\ μA$	$V_{DD} - 0.5$			V
Output voltage low	V_{OL}	V_{OL}	$I_{OL} = 1.6\ mA$			0.4	V
Input leakage current	I_{LI}	I_{LI}	$0 \le V_{IN} \le V_{DD}$	−10		+10	μA
Output leakage current	I_{LO}	I_{LO}	$0 \le V_{OUT} \le V_{DD}$, $\overline{OE} = V_{IH}$	−10		+10	μA
V_{PP} supply voltage	V_{PP}	V_{PP}		$V_{DD} - 0.6$	V_{DD}	$V_{DD} + 0.6$	V
V_{DD} supply voltage	V_{DD}	V_{CC}		4.5	5.0	5.5	V
V_{PP} supply current	I_{PP}	I_{PP}	$V_{PP} = V_{DD}$			100	μA
V_{DD} supply current	I_{DD}	I_{CCA1}	$\overline{CE} = V_{IL}$, $V_{IN} = V_{IH}$			50	mA

Note Corresponding μPD27C1001A symbol

NEC

μPD78P018F

AC Characteristics

(1) PROM Write Mode

(a) Page program mode ($T_A = 25 \pm 5$ °C, $V_{DD} = 6.5 \pm 0.25$ V, $V_{PP} = 12.5 \pm 0.3$ V)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{OE}\downarrow$)	t_{AS}	t_{AS}		2			μs
$\overline{OE}$ setup time	t_{OES}	t_{OES}		2			μs
$\overline{CE}$ setup time (to $\overline{OE}\downarrow$)	t_{CES}	t_{CES}		2			μs
Input data setup time (to $\overline{OE}\downarrow$)	t_{DS}	t_{DS}		2			μs
Address hold time (from $\overline{OE}\uparrow$)	t_{AH}	t_{AH}		2			μs
	t_{AHL}	t_{AHL}		2			μs
	t_{AHV}	t_{AHV}		0			μs
Input data hold time (from $\overline{OE}\uparrow$)	t_{DH}	t_{DH}		2			μs
Data output float delay time from $\overline{OE}\uparrow$	t_{DF}	t_{DF}		0		250	ns
V_{PP} setup time (to $\overline{OE}\downarrow$)	t_{VPS}	t_{VPS}		1.0			ms
V_{DD} setup time (to $\overline{OE}\downarrow$)	t_{VDS}	t_{VCS}		1.0			ms
Program pulse width	t_{PW}	t_{PW}		0.095	0.1	0.105	ms
Valid data delay time from $\overline{OE}\downarrow$	t_{OE}	t_{OE}				1	μs
$\overline{OE}$ pulse width during data latching	t_{LW}	t_{LW}		1			μs
$\overline{PGM}$ setup time	t_{PGMS}	t_{PGMS}		2			μs
$\overline{CE}$ hold time	t_{CEH}	t_{CEH}		2			μs
$\overline{OE}$ hold time	t_{OEH}	t_{OEH}		2			μs

Note Corresponding μPD27C1001A symbol

(b) Byte program mode ($T_A = 25 \pm 5$ °C, $V_{DD} = 6.5 \pm 0.25$ V, $V_{PP} = 12.5 \pm 0.3$ V)

Parameter	Symbol	Symbol Note	Test Conditions	MIN.	TYP.	MAX.	Unit
Address setup time (to $\overline{PGM}\downarrow$)	t_{AS}	t_{AS}		2			μs
$\overline{OE}$ setup time	t_{OES}	t_{OES}		2			μs
$\overline{CE}$ setup time (to $\overline{PGM}\downarrow$)	t_{CES}	t_{CES}		2			μs
Input data setup time (to $\overline{PGM}\downarrow$)	t_{DS}	t_{DS}		2			μs
Address hold time (from $\overline{OE}\uparrow$)	t_{AH}	t_{AH}		2			μs
Input data hold time (from $\overline{PGM}\uparrow$)	t_{DH}	t_{DH}		2			μs
Data output float delay time from $\overline{OE}\uparrow$	t_{DF}	t_{DF}		0		250	ns
V_{PP} setup time (to $\overline{PGM}\downarrow$)	t_{VPS}	t_{VPS}		1.0			ms
V_{DD} setup time (to $\overline{PGM}\downarrow$)	t_{VDS}	t_{VCS}		1.0			ms
Program pulse width	t_{PW}	t_{PW}		0.095	0.1	0.105	ms
Valid data delay time from $\overline{OE}\downarrow$	t_{OE}	t_{OE}				1	μs
$\overline{OE}$ hold time	t_{OEH}	—		2			μs

Note Corresponding μPD27C1001A symbol

(2) PROM Read Mode ($T_A = 25 \pm 5$ °C, $V_{DD} = 5.0 \pm 0.5$ V, $V_{PP} = V_{DD} \pm 0.6$ V)

Parameter	Symbol	Symbol [Note]	Test Conditions	MIN.	TYP.	MAX.	Unit
Data output time from address	t_{ACC}	t_{ACC}	$\overline{CE} = \overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{CE}\!\downarrow$	t_{CE}	t_{CE}	$\overline{OE} = V_{IL}$			800	ns
Data output delay time from $\overline{OE}\!\downarrow$	t_{OE}	t_{OE}	$\overline{CE} = V_{IL}$			200	ns
Data output float delay time from $\overline{OE}\!\uparrow$	t_{DF}	t_{DF}	$\overline{CE} = V_{IL}$	0		60	ns
Data hold time from address	t_{OH}	t_{OH}	$\overline{CE} = \overline{OE} = V_{IL}$	0			ns

Note Corresponding μPD27C1001A symbol

(3) PROM Programming Mode Setting ($T_A = 25$ °C, $V_{SS} = 0$ V)

Parameter	Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
PROM programming mode setup time	t_{SMA}		10			μs

PROM Write Mode Timing (Page program mode)

**PROM Write Mode Timing (Byte program mode)**

Program   Program Verify

A0 to A16

t_{AS} t_{DF}

D0 to D7   Hi-Z   Data Input   Hi-Z   Data Output   Hi-Z

t_{DS} t_{DH} t_{AH}

V_{PP} V_{PP} / V_{DD}

t_{VPS}

V_{DD} $V_{DD} + 1.5$ / V_{DD}

t_{VDS} t_{OEH}

$\overline{CE}$ V_{IH} / V_{IL}

t_{CES} t_{PW}

$\overline{PGM}$ V_{IH} / V_{IL}

t_{OES} t_{OE}

$\overline{OE}$ V_{IH} / V_{IL}

Cautions 1. V_{DD} must be applied before V_{PP} and cut off after V_{PP}.

              2. V_{PP} must not exceed +13.5 V including overshoot.

              3. Removing and reinserting while +12.5 V is applied to V_{PP} may adversely affect reliability.

PROM Read Mode Timing

A0 to A16   Effective Address

$\overline{CE}$ V_{IH} / V_{IL}

t_{CE}

$\overline{OE}$ V_{IH} / V_{IL}

t_{ACC} Note1 t_{OE} Note1 t_{DF} Note2

t_{OH}

D0 to D7   Hi-Z   Data Output   Hi-Z

Notes 1. When reading within the t_{ACC} range, the $\overline{OE}$ input delay time from the $\overline{CE}$ fall time must be maximum of $t_{ACC} - t_{OE}$.

       2. t_{DF} is the time from the point at which either $\overline{OE}$ or $\overline{CE}$ (whichever is first) reaches V_{IH}.

PROM Programming Mode Setting Timing

10. PACKAGE DRAWINGS

64 PIN PLASTIC SHRINK DIP (750 mil)

NOTE

1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.311 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	0.50 ± 0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2 ± 0.3	0.126 ± 0.012
H	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
M	$0.25^{+0.10}_{-0.05}$	$0.010^{+0.004}_{-0.003}$
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

Remark The dimensions and materials of ES versions are the same as those of mass-produced versions.

64PIN CERAMIC SHRINK DIP (750 mil)

P64DW-70-750A

**NOTES**

1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.

2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
A	58.68 MAX.	2.310 MAX.
B	1.78 MAX.	0.070 MAX.
C	1.778 (T.P.)	0.070 (T.P.)
D	$0.46^{+0.05}$	$0.018^{+0.002}$
F	0.8 MIN	0.031 MIN.
G	$3.5^{\pm0.3}$	$0.138^{+0.012}$
H	1.0 MIN.	0.039 MIN.
I	3.0	0.118
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	18.8	0.740
M	$0.25^{+0.05}$	$0.010^{+0.002}_{-0.003}$
N	0.25	0.01
S	$\phi 8.89$	$\phi 0.350$

64 PIN PLASTIC QFP (□14)

detail of lead end

P64GC-80-AB8-3

NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

| ITEM	MILLIMETERS	INCHES
A	17.6±0.4	0.693±0.016
B	14.0±0.2	0.551$^{+0.009}_{-0.008}$
C	14.0±0.2	0.551$^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
H	0.35±0.10	0.014$^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.8 (T.P.)	0.031 (T.P.)
K	1.8±0.2	0.071±0.008
L	0.8±0.2	0.031$^{+0.009}_{-0.008}$
M	0.15$^{+0.10}_{-0.05}$	0.006$^{+0.004}_{-0.003}$
N	0.10	0.004
P	2.55	0.100
Q	0.1±0.1	0.004±0.004
S	2.85 MAX.	0.112 MAX.

Remark The dimensions and materials of ES versions are the same as those of mass-produced versions.

64 PIN PLASTIC LQFP (□12)

detail of lead end

NOTE
Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	14.8±0.4	0.583±0.016
B	12.0±0.2	$0.472^{+0.009}_{-0.008}$
C	12.0±0.2	$0.472^{+0.009}_{-0.008}$
D	14.8±0.4	0.583±0.016
F	1.125	0.044
G	1.125	0.044
H	0.30±0.10	$0.012^{+0.004}_{-0.005}$
I	0.13	0.005
J	0.65 (T.P.)	0.026 (T.P.)
K	1.4±0.2	0.055±0.008
L	0.6±0.2	$0.024^{+0.008}_{-0.009}$
M	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
P	1.4	0.055
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	1.7 MAX	0.067 MAX

P64GK-65-8A8-1

★ **Remark** The dimensions and materials of ES versions are the same as those of mass-produced versions.

64 PIN CERAMIC WQFN

NOTE

Each lead centerline is located within 0.08 mm (0.003 inch) of its true position (T.P.) at *maximum material condition.*

X64KW-80A1

ITEM	MILLIMETERS	INCHES
A	14.0±0.18	0.551±0.007
B	13.4	0.528
C	13.4	0.528
D	14.0±0.18	0.551±0.007
F	1.84	0.072
G	3.56 MAX.	0.141 MAX.
H	0.51±0.1	0.02±0.004
I	0.08	0.003
J	0.8 (T.P.)	0.031 (T.P.)
K	1.0±0.15	0.039+0.006 -0.005
Q	C 0.3	C 0.012
R	1.0	0.039
S	1.0	0.039
T	R 3.0	R 0.118
U	10.8	0.425
U1	1.4	0.055
W	0.75±0.15	0.030+0.006 -0.007
Z	0.10	0.004

★ **11. RECOMMENDED SOLDERING CONDITIONS**

The *µ*PD78P018F should be soldered and mounted under the following recommended conditions.
For the recommended soldering conditions, refer to the document "**Semiconductor Device Mounting Technology Manual**" (IEI-1207).
For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

Table 11-1. Surface Mounting Type Soldering Conditions

(1) *µ*PD78P018FGC-AB8 : 64-pin Plastic QFP (14 × 14 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared rays reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (at 210 °C or higher), Count: Twice or less< Attention >(1) Wait for the device temperature to come down to room temperature after the first reflow before starting the second reflow.(2) Do not perform flux cleaning of the soldered portion after the first reflow.	IR35-00-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (at 200 °C or higher), Count: Twice or less< Attention >(1) Wait for the device temperature to come down to room temperature after the first reflow before starting the second reflow.(2) Do not perform flux cleaning of the soldered portion after the first reflow.	VP15-00-2
Wave soldering	Solder temperature: 260 °C, Time: 10 seconds max., Count: Once,Preheating temperature: 120 °C max. (package surface temperature)	WS60-00-1
Partial heating	Pin temperature: 300 °C or below, Time: 3 seconds max. (per pin row)	—

(2) *µ*PD78P018FGK-8A8 : 64-pin Plastic LQFP (12 × 12 mm)

Soldering Method	Soldering Conditions	Symbol
Infrared rays reflow	Package peak temperature: 235 °C, Time: 30 seconds max. (at 210 °C or higher), Count: Twice or less, Exposure limit: 7 days Note (after 7 days, prebake 125 °Cfor 10 hours)< Attention >(1) Wait for the device temperature to come down to room temperature after the first reflow before starting the second reflow.(2) Do not perform flux cleaning of the soldered portion after the first reflow.	IR35-107-2
VPS	Package peak temperature: 215 °C, Time: 40 seconds max. (at 200 °C or higher), Count: Twice or less, Exposure limit: 7 days Note (after 7 days, prebake 125 °Cfor 10 hours)< Attention >(1) Wait for the device temperature to come down to room temperature after the first reflow before starting the second reflow.(2) Do not perform flux cleaning of the soldered portion after the first reflow.	VP15-107-2
Wave soldering	Solder temperature: 260 °C, Time: 10 seconds max., Count: Once,Preheating temperature: 120 °C max. (package surface temperature),Exposure limit: 7 days Note (after 7 days, prebake 125 °C for 10 hours)	WS60-107-1
Partial heating	Pin temperature: 300 °C or below, Time: 3 seconds max. (per pin row)	—

Note Maximum allowable time from taking the soldering packages out of dry pack to soldering.
Storage conditions: 25 °C and relative humidity of 65% or less.

Caution Do not use different soldering methods together (except for partial heating).

Table 11-2. Insertion Type Soldering Conditions

μPD78P018FCW : 64-pin Plastic Shrink DIP (750 mil)

μPD78P018FDW : 64-pin Ceramic Shrink DIP (with window) (750 mil) Note

Soldering Method	Soldering Conditions
Wave soldering (pin only)	Solder temperature: 260 °C or below, Time: 10 seconds max.
Partial heating	Pin temperature: 300 °C or below, Time: 3 seconds max. (per pin)

Note　Under development

Caution　Apply wave soldering only to the pins and be careful not to bring solder into direct contact with the package.