## intersil

# Ultra-Low Lux, Low Power, Integrated Digital Ambient Light Sensor with Interrupt Function 

## ISL29033

The ISL29033 is an integrated ambient and infrared light to digital converter with $\mathrm{I}^{2} \mathrm{C}$ (SMBus Compatible) interface. Its advanced, self-calibrated photodiode array emulates human eye response with excellent IR rejection. The on-chip 16-bit ADC is capable of rejecting 50 Hz and 60 Hz flicker caused by artificial light sources. The lux range select feature allows users to program the lux range for optimized counts/lux. Power consumption can be reduced to less than $0.3 \mu \mathrm{~A}$ when powered down.

The ISL29033 supports a software and hardware interrupt that remains asserted until the host clears it through the $I^{2} C$ interface. The function of ADC conversion continues without stopping after interrupt is asserted.

Designed to operate on supplies from 2.25 V to 3.63 V with an $I^{2} \mathrm{C}$ supply from 1.7 V to 3.63 V , the ISL29033 is specified for operation over the $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ ambient temperature range.

## Related Literature

- See AN1422 "Light Sensor Applications"


## Features

- Ambient light sensing
- Simple output code directly proportional to Lux
- Variable conversion resolution up to 16 bits
- Adjustable sensitivity up to 520 counts per Lux
- Measurement range: 0.0019 to 8,000lux with four selectable ranges
- Program interrupt feature
- Light sensor close to human eye response
- Excellent light sensor IR and UV rejection
- $75 \mu \mathrm{~A}$ max operating current
- $0.3 \mu \mathrm{~A}$ max shutdown current
- 6 Ld 2.0mmx2.1mmx0.7mm ODFN package


## Applications

- Display and keypad dimming adjustment for:
- Mobile devices: smart phone, PDA, GPS
- Computing devices: notebook PC, webpad
- Consumer devices: LCD-TV, digital picture frame, digital camera
- Industrial and medical light sensing


FIGURE 1. BLOCK DIAGRAM

## Pin Configuration


*EXPOSED PAD CAN BE CONNECTED TO GND OR ELECTRICALLY ISOLATED

## Pin Descriptions

| PIN <br> NUMBER | PIN NAME | DESCRIPTION |
| :---: | :---: | :--- |
| PD | PD | Thermal Pad (connect to GND, or float) |
| 1 | VDD | Positive supply: 2.25V to 3.63V |
| 2 | GND | Ground |
| 3 | REXT | External resistor pin for ADC reference; connect <br> this pin to ground through a (nominal) 499k <br> resistor. |
| 4 | INT | Interrupt pin; low for interrupt alarming. INT pin <br> is open drain. INT remains asserted until the <br> interrupt flag status bit is reset. |
| 5 | SCL | I $^{2} \mathrm{C}$ serial clock |
| 6 | SDA | I $^{2} \mathrm{C}$ serial data |

## Ordering Information

| PART NUMBER <br> (Notes 1, 2, 3, 4) | TEMP. RANGE $\left({ }^{\circ} \mathrm{C}\right)$ | PACKAGE TAPE AND REEL (Pb-free) | PKG. DWG. \# |
| :---: | :---: | :---: | :---: |
| ISL29033IROZ-T7 | -40 to +85 | 6 Ld ODFN | L6.2x2.1 |
| ISL29033IROZ-EVALZ | Evaluation Board |  |  |

NOTES:

1. Please refer to TB 347 for details on reel specifications.
2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb -free soldering operations. Intersil Pb -free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3. For Moisture Sensitivity Level (MSL), please see device information page for ISL29033. For more information on MSL please see Tech Brief TB477.
4. The part marking is located on the bottom of the part.

Absolute Maximum Ratings $\left(\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}\right)$

| $\mathrm{V}_{\mathrm{DD}}$ Supply Voltage between $\mathrm{V}_{\mathrm{DD}}$ and GND | 4.0V |
| :---: | :---: |
| $1^{2} \mathrm{C}$ Bus Pin Voltage (SCL, SDA) . . . . . . | -0.2V to 4.0V |
| $1^{2} \mathrm{C}$ Bus Pin Current (SCL, SDA). | <10mA |
| $\mathrm{R}_{\text {EXT }}$ Pin Voltage. | -0.2V to VDD + 0.5V |
| INT Pin Voltage | -0.5V to VDD + 0.5V |
| INT Pin Current | <10mA |
| ESD Rating |  |
| Human Body Model | 2kV |

## Thermal Information

| Thermal Resistance (Typical) | $\theta_{\text {JA }}\left({ }^{\circ} \mathbf{C} / \mathbf{W}\right)$ |
| :---: | :---: |
| 6 Ld ODFN (Note 5) | 88 |
| Maximum Die Temperature | + $90^{\circ} \mathrm{C}$ |
| Storage Temperature. | .$^{\circ} 0^{\circ} \mathrm{C}$ to $+100^{\circ} \mathrm{C}$ |
| Operating Temperature | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Pb-Free Reflow Profile . . . . . http://www.intersil.com/p | . see link below |


| Temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2.2 |  |
| :---: | :---: |
|  |  |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:
5. $\theta_{\mathrm{JA}}$ is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB477.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: $T_{J}=T_{C}=T_{A}$

Electrical Specifications $V_{D D}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{EXT}}=499 \mathrm{k} \Omega 1 \%$ tolerance, 16 -bit ADC operation, unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 6) | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Range |  | 2.25 |  | 3.63 | V |
| IDD | Supply Current |  |  | 65 | 75 | $\mu \mathrm{A}$ |
| IDD1 | Supply Current when Powered Down | Software disabled or auto power-down |  | 0.01 | 0.3 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{12 \mathrm{C}}$ | Supply Voltage Range for $\mathrm{I}^{2} \mathrm{C}$ Interface |  | 1.7 |  | 3.63 | V |
| $\mathrm{f}_{0 \mathrm{SC}}$ | Internal Oscillator Frequency |  | 600 | 670 | 740 | kHz |
| $\mathrm{t}_{\text {INT }}$ | ADC Integration/Conversion Time | 16-bit ADC data |  | 100 |  | ms |
| $\mathrm{F}_{12 \mathrm{C}}$ | $1^{2} \mathrm{C}$ Clock Rate Range |  |  | $\begin{aligned} & 1 \text { to } \\ & 400 \end{aligned}$ |  | kHz |
| DATA_0 | Count Output when Dark | $E=0$ lux, Range 1 (125 lux) |  | 1 | 5 | Counts |
| DATA_F | Full Scale ADC Code |  |  |  | 65535 | Counts |
| $\triangle$ DATA DATA | Count Output Variation Over Three Light Sources: Fluorescent, Incandescent and Sunlight | Ambient Light Sensing |  | $\pm 10$ |  | \% |
| DATA_1 | Light Count Output with LSB of 0.0019 Lux/count | $\mathrm{E}=37.5$ lux, Fluorescent light (Note 7), Ambient light sensing, Range 1 (125 lux) | 16000 | 20000 | 24000 | Counts |
| DATA_2 | Light Count Output with LSB of 0.0075 Lux/count | $\mathrm{E}=37.5$ lux, Fluorescent light (Note 7), Ambient light sensing, Range 2 (500 lux) |  | 5000 |  | Counts |
| DATA_3 | Light Count Output with LSB of 0.03 Lux/count | $\mathrm{E}=37.5$ lux, Fluorescent light (Note 7), Ambient light sensing, Range 3 (2k lux) |  | 1250 |  | Counts |
| DATA_4 | Light Count Output with LSB of 0.12 Lux/count | $\mathrm{E}=37.5$ lux, Fluorescent light (Note 7), Ambient light sensing, Range 4 ( 8 k lux) |  | 312 |  | Counts |
| DATA_IR1 | Infrared Count Output | $E=20$ lux Solar light (Note 8), <br> Ambient light sensing, Range 1 (125 lux) | 16000 | 20000 | 24000 | Counts |
| DATA_IR2 | Infrared Count Output | $\mathrm{E}=20$ lux Solar light (Note 8), <br> Ambient light sensing, Range 2 (500 lux) |  | 5000 |  | Counts |

Electrical Specifications $V_{D D}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{EXT}}=499 \mathrm{k} \Omega 1 \%$ tolerance, 16 -bit ADC operation, unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | CONDITION | $\begin{gathered} \text { MIN } \\ \text { (Note 6) } \end{gathered}$ | TYP | MAX <br> (Note 6 | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DATA_IR3 | Infrared Count Output | E $=20$ lux Solar light (Note 8), <br> Ambient light sensing, Range 3 (2000 lux) |  | 1250 |  | Counts |
| DATA_IR4 | Infrared Count Output | E $=20$ lux Solar light (Note 8), <br> Ambient light sensing, Range 4 (8000 lux) |  | 312 |  | Counts |
| $\mathrm{V}_{\text {REF }}$ | Voltage of REXT Pin |  |  | 0.52 |  | V |
| $\mathrm{V}_{\text {IL }}$ | SCL and SDA Input Low Voltage |  |  |  | 0.55 | v |
| $\mathrm{V}_{\mathrm{IH}}$ | SCL and SDA Input High Voltage |  | 1.25 |  |  | V |
| $\mathrm{I}_{\text {SDA }}$ | SDA Current Sinking Capability | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 4 | 5 |  | mA |
| I'NT | $\overline{\text { INT Current Sinking Capability }}$ | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 4 | 5 |  | mA |

Electrical Specifications $V_{D D}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{EXT}}=1 \mathrm{M} \Omega 1 \%$ tolerance, 16 -bit ADC operation,
unless otherwise specified.

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 6) | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Power Supply Range |  | 2.25 |  | 3.63 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Supply Current |  |  | 42 | 50 | $\mu \mathrm{A}$ |
| IDD1 | Supply Current when Powered Down | Software disabled or auto power-down |  | 0.01 | 0.3 | $\mu \mathrm{A}$ |
| $V_{12 C}$ | Supply Voltage Range for $\mathrm{I}^{2} \mathrm{C}$ Interface |  | 1.7 |  | 3.63 | V |
| $\mathrm{f}_{0 \mathrm{SC}}$ | Internal Oscillator Frequency |  | 305 | 340 | 385 | kHz |
| $\mathrm{t}_{\text {INT }}$ | ADC Integration/Conversion Time | 16-bit ADC data |  | 200 |  | ms |
| $\mathrm{F}_{12 \mathrm{C}}$ | $\mathrm{I}^{2} \mathrm{C}$ Clock Rate Range |  |  | $\begin{aligned} & 1 \text { to } \\ & 400 \end{aligned}$ |  | kHz |
| DATA_0 | Count Output when Dark | $\mathrm{E}=0$ lux, Range 1 (125 lux) |  | 1 | 10 | Counts |
| DATA_F | Full Scale ADC Code |  |  |  | 65535 | Counts |
| $\triangle$ DATA DATA | Count Output Variation Over Three Light Sources: Fluorescent, Incandescent and Sunlight | Ambient Light Sensing |  | $\pm 10$ |  | \% |
| DATA_1 | Light Count Output with LSB of 0.00095 Lux/count | $\mathrm{E}=18.75$ lux, Fluorescent light (Note 7), Ambient light sensing, Range 1 (62.5 lux) | 15000 | 20000 | 25000 | Counts |
| DATA_2 | Light Count Output with LSB of 0.000375 Lux/count | $\mathrm{E}=18.75$ lux, Fluorescent light (Note 7), Ambient light sensing, Range 2 (250 lux) |  | 5000 |  | Counts |
| DATA_3 | Light Count Output with LSB of 0.015 Lux/count | $E=18.75$ lux, Fluorescent light (Note 7), Ambient light sensing, Range 3 (1k lux) |  | 1250 |  | Counts |
| DATA_4 | Light Count Output with LSB of 0.6 Lux/count | $E=18.75$ lux, Fluorescent light (Note 7), Ambient light sensing, Range 4 (4k lux) |  | 312 |  | Counts |
| DATA_IR1 | Infrared Count Output | $E=10$ lux Solar light (Note 8), <br> Ambient light sensing, Range 1 (62.5 lux) | 15000 | 20000 | 25000 | Counts |
| DATA_IR2 | Infrared Count Output | $\mathrm{E}=10$ lux Solar light (Note 8), <br> Ambient light sensing, Range 2 (250 lux) |  | 5000 |  | Counts |
| DATA_IR3 | Infrared Count Output | $E=10$ lux Solar light (Note 8), <br> Ambient light sensing, Range 3 (1000 lux) |  | 1250 |  | Counts |
| DATA_IR4 | Infrared Count Output | $\mathrm{E}=10$ lux Solar light (Note 8), <br> Ambient light sensing, Range 4 (4000 lux) |  | 312 |  | Counts |
| $\mathrm{V}_{\text {REF }}$ | Voltage of REXT Pin |  |  | 0.52 |  | V |

Electrical Specifications $V_{D D}=3.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{EXT}}=1 \mathrm{M} \Omega 1 \%$ tolerance, 16 -bit ADC operation,
unless otherwise specified. (Continued)

| PARAMETER | DESCRIPTION | CONDITION | MIN (Note 6) | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IL}}$ | SCL and SDA Input Low Voltage |  |  |  | 0.55 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | SCL and SDA Input High Voltage |  | 1.25 |  |  | V |
| $I_{\text {SDA }}$ | SDA Current Sinking Capability | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 4 | 5 |  | mA |
| ITNT | $\overline{\text { INT }}$ Current Sinking Capability | $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}$ | 4 | 5 |  | mA |

NOTES:
6. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.
7. A 550 nm green LED is used in production test. The 550 nm LED irradiance is calibrated to produce the same DATA count as a fluorescent light with illuminance at the stated lux.
8. An 850 nm IR LED is used in production test. The 850 nm LED irradiance is calibrated to produce the same DATA_IR count as solar light with illuminance at the stated lux.
$\mathbf{I}^{2} \mathbf{C}$ Electrical Specifications For SCL and SDA (Figure 2), unless otherwise noted, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{EXT}}=499 \mathrm{k} \Omega 1 \%$ and $1 \mathrm{M} \Omega 1 \%$ tolerance.

| PARAMETER | DESCRIPTION | CONDITION | MIN <br> (Note 6) | TYP | MAX <br> (Note 6) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{12 \mathrm{C}}$ | Supply Voltage Range for $\mathrm{I}^{2} \mathrm{C}$ Interface |  | 1.7 |  | 3.63 | V |
| ${ }^{\text {f }}$ SL | SCL Clock Frequency |  |  |  | 400 | kHz |
| $\mathrm{V}_{\mathrm{IL}}$ | SCL and SDA Input Low Voltage |  |  |  | 0.55 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | SCL and SDA Input High Voltage |  | 1.25 |  |  | V |
| $\mathrm{V}_{\text {hys }}$ | Hysteresis of Schmitt Trigger Input |  | $0.05 V_{\text {DD }}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low-level Output Voltage (Open-drain) at 4mA Sink Current |  |  |  | 0.4 | V |
| $I_{i}$ | Input Leakage for each SDA, SCL Pin |  | -10 |  | 10 | $\mu \mathrm{A}$ |
| ${ }^{\text {t }}$ P | Pulse Width of Spikes that must be Suppressed by the Input Filter |  |  |  | 50 | ns |
| ${ }^{\text {t }}$ A | SCL Falling Edge to SDA Output Data Valid |  |  |  | 900 | ns |
| $\mathrm{C}_{\mathrm{i}}$ | Capacitance for each SDA and SCL Pin |  |  |  | 10 | pF |
| ${ }^{\text {H }}$ [ ${ }^{\text {STA }}$ | Hold Time (Repeated) START Condition | After this period, the first clock pulse is generated. | 600 |  |  | ns |
| $\mathrm{t}_{\text {LOW }}$ | LOW Period of the SCL Clock | Measured at the $30 \%$ of $V_{\text {DD }}$ crossing | 1300 |  |  | ns |
| $\mathrm{t}_{\text {HIGH }}$ | HIGH Period of the SCL Clock |  | 600 |  |  | ns |
| ${ }^{\text {tSU:STA }}$ | Set-up Time for a Repeated START Condition |  | 600 |  |  | ns |
| $t_{\text {HD }}$ DAT | Data Hold Time |  | 30 |  |  | ns |
| ${ }^{\text {tsu:DAT }}$ | Data Set-up Time |  | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{R}}$ | Rise Time of both SDA and SCL Signals | (Note 9) | $\begin{gathered} 20+ \\ 0.1 x C_{b} \end{gathered}$ |  |  | ns |
| $t_{F}$ | Fall Time of both SDA and SCL Signals | (Note 9) | $\begin{gathered} 20+ \\ 0.1 \times C_{b} \end{gathered}$ |  |  | ns |
| ${ }^{\text {tsu:STO }}$ | Set-up Time for STOP Condition |  | 600 |  |  | ns |
| $t_{\text {BUF }}$ | Bus Free Time Between a STOP and START Condition |  | 1300 |  |  | ns |
| $\mathrm{C}_{\mathrm{b}}$ | Capacitive Load for Each Bus Line |  |  |  | 400 | pF |
| $\mathrm{R}_{\text {pull-up }}$ | SDA and SCL System Bus Pull-up Resistor | Maximum is determined by $\mathrm{t}_{\mathrm{R}}$ and $\mathrm{t}_{\mathrm{F}}$ | 1 |  |  | k $\Omega$ |

$\|^{2} \mathrm{C}$ Electrical Specifications For SCL and SDA (Figure 2), unless otherwise noted, $\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{R}_{\mathrm{EXT}}=499 \mathrm{k} \Omega \mathbf{1 \%}$
and 1M $1 \%$ tolerance. (Continued)

| PARAMETER | DESCRIPTION | CONDITION | $\begin{gathered} \text { MIN } \\ \text { (Note 6) } \end{gathered}$ | TYP | $\begin{gathered} \text { MAX } \\ \text { (Note 6) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{t}_{\mathrm{VD} ; \text { DAT }}$ | Data Valid Time |  |  |  | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{VD}} \mathrm{ACK}$ | Data Valid Acknowledge Time |  |  |  | 0.9 | $\mu \mathrm{s}$ |
| $\mathrm{V}_{\mathrm{nL}}$ | Noise Margin at the LOW Level |  | $0.1 V_{\text {DD }}$ |  |  | V |
| $\mathrm{V}_{\mathrm{nH}}$ | Noise Margin at the HIGH Level |  | $0.2 \mathrm{~V}_{\text {DD }}$ |  |  | V |

NOTE:
9. $\mathrm{C}_{\mathrm{b}}$ is the capacitance of the bus in pF .

## Principles of Operation

## Photodiodes and ADC

The ISL29033 contains two photodiode arrays that convert light into current. The spectral response for ambient light sensing and infrared (IR) sensing is shown in Figure 8 in the "Typical Performance Curves" section on page 12. After light is converted to current during the light signal process, the current output is converted to digital by a built-in 16-bit Analog-to-Digital Converter (ADC). $\mathrm{An}^{2} \mathrm{C}$ command reads the ambient light or IR intensity in counts.

The converter is a charge-balancing integrating type 16 -bit ADC. The chosen method for conversion is best for converting small current signals in the presence of an AC periodic noise. A 100ms integration time, for instance, highly rejects 50 Hz and 60 Hz power line noise simultaneously. See "Integration and Conversion Time" on page 9.

The built-in ADC offers user flexibility in integration time or conversion time. There are two timing modes: Internal Timing Mode and External Timing Mode. In Internal Timing Mode, integration time is determined by an internal oscillator (fosc) and the $n$-bit ( $n=4,8$, 12,16 ) counter inside the ADC. In External Timing Mode, integration time is determined by the time between two consecutive $\mathrm{I}^{2} \mathrm{C}$ External Timing Mode commands. A good balance of integration time and resolution (depending on application) is required for optimal results.
The ADC has $I^{2} C$ programmable range select to dynamically accommodate various lighting conditions. For very dim conditions, the ADC can be configured at its lowest range (Range 1) in the ambient light sensing.

## Low-Power Operation

The ISL29033 initial operation is at the power-down mode after a supply voltage is provided. The data registers contain the default value of 0 . When the ISL29033 receives an I ${ }^{2} \mathrm{C}$ command to do $a$ one-time measurement from an $I^{2} C$ master, it starts ADC conversion with light sensing. It goes to power-down mode automatically after one conversion is finished and keeps the conversion data available for the master to fetch anytime afterwards. The ISL29033 continuously does ADC conversion with light sensing if it receives an $I^{2} C$ command of continuous measurement. It continuously updates the data registers with the latest conversion data. It goes to power-down mode after it receives the $\mathrm{I}^{2} \mathrm{C}$ command of power-down.

## Ambient Light

There are four operational modes in ISL29033: Programmable ALS once with auto power-down, programmable IR sensing once with auto power-down, programmable continuous ALS sensing, and programmable continuous IR sensing. These four modes can be programmed in series to fulfill the application needs. The detailed program configuration is shown in "BLOCK DIAGRAM" on page 1.

When the part is programmed for ambient light sensing, the ambient light with wavelength within the "Ambient Light Sensing" spectral response curve in Figure 8 is converted into current. With ADC, the current is converted to an unsigned n-bit (up to 16 bits) digital output.

When the part is programmed for infrared (IR) sensing, the IR light with wavelength within the "IR Sensing" spectral response curve in Figure 8 is converted into current. With ADC, the current is converted to an unsigned n-bit (up to 16 bits) digital output.

## Interrupt Function

The active low interrupt pin is an open drain pull-down configuration. The interrupt pin serves as an alarm or monitoring function to determine whether the ambient light level exceeds the upper threshold or goes below the lower threshold. Note that the function of ADC conversion continues without stopping after interrupt is asserted. If the user needs to read the ADC count that triggers the interrupt, reading should be done before the data registers are refreshed by subsequent conversions. The user can also configure the persistency of the interrupt pin. This reduces the possibility of false triggers, such as noise or sudden spikes in ambient light conditions. An unexpected camera flash, for example, can be ignored by setting the persistency to eight integration cycles.

## ALS Ranges Considerations

When measuring ALS counts higher than 30000 counts on Range 1 of the 16-bit ADC, switch to Range 2 (change [1 to 0] bits of Register 1 from 00 to 01), and re-measure the ALS counts and other data to change to Range 3 and Range 4. This recommendation pertains only to applications in which light incident on the sensor is IR-heavy and is distorted by tinted glass that increases the ratio of infrared to visible light.

## $V_{\text {DD }}$ Power-up and Power Supply Considerations

Upon power-up, ensure a $\mathrm{V}_{\mathrm{DD}}$ slew rate of $0.5 \mathrm{~V} / \mathrm{ms}$ or greater. After power-up, or if the power supply temporarily deviates from
specification ( 2.25 V to 3.63 V ), the following step is recommended: write $0 \times 00$ to register $0 \times 00$. Wait a few seconds, and then rewrite all registers to the desired values. A hardware reset method can be used, if preferred, instead of writing to the test registers. For this method, set $\mathrm{V}_{\mathrm{DD}}=0 \mathrm{~V}$ for 1 second or more, power backup at the required slew rate, and write the registers to the desired values.

## Power-Down

To put the ISL29033 into a power-down state, the user can set [7 to 5] bits to 0 in Register 0. Or more simply, set all of Register 0 to 0x00.

## $\mathbf{I}^{\mathbf{2}} \mathrm{C}$ Interface

There are eight 8-bit registers available inside the ISL29033. The two command registers define the operation of the device. The command registers do not change until the registers are overwritten. The two 8-bit data read-only registers are for the ADC output. The data registers contain the ADC's latest digital output,
or the number of clock cycles in the previous integration period (Figure 2).
The ISL29033 $1^{2} \mathrm{C}$ interface slave address is internally hard-wired as 1000100. When 1000100x, with $x$ as $R$ or $\bar{W}$, is sent after the Start condition, the device compares the first 7 bits of this byte to its address, and matches. Figure 3 shows a sample one-byte read, and Figure 4 shows a sample one-byte write. The $I^{2}$ C bus master always drives the SCL (clock) line, while either the master or the slave can drive the SDA (data) line. Every $I^{2} \mathrm{C}$ transaction begins with the master asserting a start condition (SDA falling while SCL remains high). The following byte is driven by the master and includes the slave address and the read/write bit. The receiving device is responsible for pulling SDA low during the acknowledgement period. Every $I^{2} \mathrm{C}$ transaction ends with the master asserting a stop condition (SDA rising while SCL remains high).
For more information about the $\mathrm{I}^{2} \mathrm{C}$ standard, please consult the Philips ${ }^{\text {TM }} I^{2} \mathrm{C}$ specification documents.


FIGURE 2. $I^{\mathbf{2}} \mathrm{C}$ timing diagram


FIGURE 3. $I^{2}$ c READ TIMING DIAGRAM SAMPLE


FIGURE 4. $I^{2} \mathrm{C}$ WRITE TIMING DIAGRAM SAMPLE

TABLE 1. REGISTER SET

|  |  | BIT |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADDR | REG NAME | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | DEFAULT |
| 00h | COMMANDI | OP2 | OP1 | OPO | 0 | 0 | FLAG | PRST1 | PRSTO | 00h |
| 01h | COMMANDII | 0 | 0 | 0 | 0 | RES1 | RESO | RANGE1 | RANGEO | 00h |
| 02h | DATA ${ }_{\text {LSB }}$ | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | OOh |
| 03h | DATA ${ }_{\text {MSB }}$ | D15 | D14 | D13 | D12 | D11 | D10 | D9 | D8 | 00h |
| 04h | INT_LT_LSB | TL7 | TL6 | TL5 | TL4 | TL3 | TL2 | TL1 | TLO | 00h |
| 05h | INT_LT_MSB | TL15 | TL14 | TL13 | TL12 | TL11 | TL10 | TL9 | TL8 | 00h |
| 06h | INT_HT_LSB | TH7 | TH6 | TH5 | TH4 | TH3 | TH2 | TH1 | тно | FFh |
| 07h | INT_HT_MSB | TH15 | TH14 | TH13 | TH12 | TH11 | TH10 | TH9 | TH8 | FFh |

## Register Set

There are eight registers available in the ISL29033. Table 1 summarizes their functions.

## Command Register I 00 (Hex)

The first command register has the following functions:

1. Operation Mode: Bits 7, 6, and 5. These three bits determine the operation mode of the device (Table 2). Interrupt flag: Bit 2. This is the status bit of the interrupt (Table 3). The bit is set to logic high when the interrupt thresholds have been triggered (out of threshold window), and to logic low when not yet triggered. When activated and the interrupt is triggered, the INT pin goes low, and the interrupt status bit goes high until the status bit is polled through the $\mathrm{I}^{2} \mathrm{C}$ read command. Both the INT output and the interrupt status bit are automatically cleared at the end of the 8 -bit (OOh) command register transfer.

TABLE 2. OPERATION MODE

| BITS 7 TO 5 | OPERATION |
| :---: | :--- |
| 000 | Power-down the device |
| 001 | Reserved (Do not use) |
| 010 | Reserved (Do not use) |
| 100 | Reserved (Do not use) |
| 101 | ALS continuous |
| 110 | IR continuous |
| 111 | Reserved (Do not use) |

TABLE 3. INTERRUPT FLAG

| BIT 2 | OPERATION |
| :---: | :--- |
| 0 | Interrupt is cleared or not triggered yet |
| 1 | Interrupt is triggered |

2. Interrupt Persist: Bits 1 and 0. The interrupt pin and the interrupt flag are triggered or set when the data sensor reading is out of the interrupt threshold window after $m$ consecutive number of integration cycles (Table 4). The interrupt persist bits determine $m$.

TABLE 4. INTERRUPT PERSIST

| BIT 1:0 | NUMBER OF INTEGRATION CYCLES |
| :---: | :---: |
| 00 | 1 |
| 01 | 4 |
| 10 | 8 |
| 11 | 16 |

## Command Register II 01 (Hex)

The second command register has the following functions:

1. Resolution: Bits 3 and 2 . Bits 3 and 2 determine the ADC resolution and the number of clock cycles per conversion (Table 5). Changing the number of clock cycles does more than just change the resolution of the device; it also changes the integration time, which is the period during which the analog-to-digital (A/D) converter samples the photodiode current signal for a measurement.

TABLE 5. ADC RESOLUTION DATA WIDTH

| BITS 3:2 | NUMBER OF CLOCK CYCLES | n-BIT ADC |
| :---: | :--- | :---: |
| 00 | $2^{16}=65,536$ | 16 |
| 01 | $2^{12}=4,096$ | 12 |
| 10 | $2^{8}=256$ | 8 |
| 11 | $2^{4}=16$ | 4 |

2. Range: Bits 1 and 0. The Full Scale Range (FSR) can be adjusted through the $I^{2} \mathrm{C}$ by using Bits 1 and 0 . Table 6 lists the possible values of FSR for the $499 \mathrm{k} \Omega \mathrm{R}_{\text {EXT }}$ resistor.

TABLE 6. RANGE/FSR LUX

| BITS 1:0 | $k$ | RANGE(k) | FSR (LUX) @ ALS SENSING |
| :---: | :---: | :---: | :---: |
| 00 | 1 | Range1 | 125 |
| 01 | 2 | Range2 | 500 |
| 10 | 3 | Range3 | 2,000 |
| 11 | 4 | Range4 | 8,000 |

## Data Registers (02 Hex and 03 Hex)

The device has two 8-bit read-only registers to hold the data from LSB to MSB for the ADC (Table 7). The most significant bit (MSB) is accessed at 03 hex, and the least significant bit (LSB) is accessed at 02 hex. For 16 -bit resolution, the data is from DO to D15; for 12-bit resolution, the data is from D0 to D11; for 8-bit resolution, the data is from DO to D7. The registers are refreshed after every conversion cycle.

TABLE 7. DATA REGISTERS

| ADDRESS <br> (HEX) | CONTENTS |
| :---: | :--- |
| 02 | D0 is LSB for 4-, 8-, 12- or 16-bit resolution; D3 is MSB for <br> 4-bit resolution; D7 is MSB for 8-bit resolution |
| 03 | D15 is MSB for 16-bit resolution; D11 is MSB for 12-bit <br> resolution |

## Interrupt Registers (04, 05, 06 and 07 Hex)

Registers 04 and 05 hex set the low (LO) threshold for the interrupt pin and the interrupt flag. Register 04 hex is the LSB, and Register 05 hex is the MSB. By default, the interrupt threshold LO is 00 hex for both LSB and MSB.

Registers 06 and 07 hex set the high (HI) threshold for the interrupt pin and the interrupt flag. Register 06 hex is the LSB, and Register 07 hex is the MSB. By default, the interrupt threshold HI is FF hex for both LSB and MSB.

## Calculating Lux

The ISL29033 ADC output codes, DATA, are directly proportional to lux in ambient light sensing, as shown in Equation 1.
$\mathrm{E}_{\text {cal }}=\alpha \times$ DATA
In this equation, $\mathrm{E}_{\mathrm{cal}}$ is the calculated lux reading. The constant, a, is determined by the full scale range and the ADC maximum output counts. The constant is independent of the light sources (fluorescent, incandescent and sunlight) because the light source IR component is removed during the light signal process. The constant can also be viewed as the sensitivity (the smallest lux measurement the device can measure), as shown in Equation 2.
$\alpha=\frac{\text { Range }^{(k)}}{\text { Count }_{\text {max }}}$
In this equation, Range( $k$ ) is as defined in Table 6. Count ${ }_{\text {max }}$ is the maximum output counts from the ADC.

The transfer function used for n-bits ADC is as shown in Equation 3:

$$
\begin{equation*}
E_{c a l}=\frac{\operatorname{Range}(k)}{2^{n}} \times \text { DATA } \tag{EQ.3}
\end{equation*}
$$

In this equation, $n=4,8,12$ or 16 and is the number of ADC bits programmed in the command register. The number $2^{n}$ represents the maximum number of counts possible from the ADC output. Data is the ADC output stored in data Registers 02 hex and 03 hex.

## Integration and Conversion Time

ADC resolution and $\mathrm{f}_{\text {OSC }}$ determine the integration time, $\mathrm{t}_{\mathrm{int}}$, as shown in Equation 4.
$t_{\text {int }}=2^{n} \times \frac{1}{f_{0 S C}}=2^{n} \times \frac{R_{E X T}}{655 \mathrm{kHz} \times 499 \mathrm{k} \Omega}$
In this equation, $n$ is the number of bits of resolution, and $n=4$, 8,12 or 16 . Therefore, $2^{n}$ is the number of clock cycles. The value of $n$ can be programmed at the command register, Register 01 (hex), Bits 3 and 2 (Table 8).

TABLE 8. INTEGRATION TIME OF n-BIT ADC

| $R_{\text {EXT }}$ <br> $(k \Omega)$ | $n=16-$ BIT <br> $(\mathrm{ms})$ | $n=12-$ BIT <br> $(\mathrm{ms})$ | $n=8$-BIT <br> $(\mu \mathrm{s})$ | $n=4$-BIT <br> $(\mu \mathrm{s})$ |
| :---: | :---: | :---: | :---: | :---: |
| 499 | 100 | 6.25 | 391 | 24 |
| 1000 | 200 | 12.5 | 782 | 48 |

## External Scaling Resistor REXT for fosc and Range

The ISL29033 uses an external resistor, R $_{\text {EXT }}$, to fix its internal oscillator frequency, $f_{0 S c}$, and the light sensing range, Range. The fosc and Range are inversely proportional to $\mathrm{R}_{\text {EXT }}$. For ease of use, the proportionality constant is referenced to $499 \mathrm{k} \Omega$. Calculation for Range is shown in Equation 5 and for fosc in Equation 6.

$$
\begin{equation*}
\text { Range }=\frac{499 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{EXT}}} \times \text { Range }(\mathrm{k}) \tag{EQ.5}
\end{equation*}
$$

$f_{\text {OSC }}=\frac{499 \mathrm{k} \Omega}{\mathrm{R}_{\mathrm{EXT}}} \times 655 \mathrm{kHz}$

## Noise Rejection

In general, integrating-type ADCs have excellent noise rejection characteristics for periodic noise sources for which frequency is an integer multiple of the conversion rate. For example, a 60 Hz AC unwanted signal's sum from $0 m s$ to $k * 16.66 m s\left(k=1,2 \ldots k_{i}\right)$ is zero. Similarly, setting the device's integration time to be an integer multiple of the periodic noise signal greatly improves the light sensor output signal in the presence of noise.

## ADC Output in IR Sensing

The ISL29033 ADC output codes, DATA, are directly proportional to the IR intensity received in IR sensing, as shown in Equation 7.

$$
\begin{equation*}
\text { DATA }_{\mathbf{I R}}=\beta \times \mathbf{E}_{\mathbf{I R}} \tag{EQ.7}
\end{equation*}
$$

In this equation, $E_{I R}$ is the received IR intensity. The constant, $b$, changes with the spectrum of background IR noise, such as sunlight and incandescent light. The constant, b, also changes with ADC range and resolution selections.

## Suggested PCB Footprint

It is important that users check Tech Brief 477, "Surface Mount Assembly Guidelines for Optical Dual FlatPack No Lead (ODFN) Package" before starting ODFN product board mounting:
http://www.intersil.com/data/tb/TB477.pdf

## Layout Considerations

The ISL29033 is relatively insensitive to layout. Like other $\mathrm{I}^{2} \mathrm{C}$ devices, it is intended to provide excellent performance even in significantly noisy environments. Attention to a few considerations will ensure best performance.
Route the supply and $I^{2} \mathrm{C}$ traces as far as possible from all sources of noise. Use two power-supply decoupling capacitors, $1 \mu \mathrm{~F}$ and $0.1 \mu \mathrm{~F}$, placed close to the device.

## Typical Circuit

A typical application for the ISL29033 is shown in Figure 5. The ISL29033 I ${ }^{2} \mathrm{C}$ address is internally hardwired as 1000100. The device can be tied onto a system's $\mathrm{I}^{2} \mathrm{C}$ bus together with other $1^{2} \mathrm{C}$ compliant devices.

## Soldering Considerations

Convection heating is recommended for reflow soldering; direct-infrared heating is not recommended. The plastic ODFN package does not require a custom reflow soldering profile; it is qualified to $+260^{\circ} \mathrm{C}$. A standard reflow soldering profile with a $+260^{\circ} \mathrm{C}$ maximum is recommended.

## ALS Sensor Window Layout

Special care should be taken to ensure that the sensor, as shown in the sensor location outline (Figure 6), is uniformly illuminated. Shadows from off-angle window openings can affect uniform illumination, which in turn can affect measurement results.


FIGURE 5. ISL29033 TYPICAL CIRCUIT


FIGURE 6. 6 LD ODFN SENSOR LOCATION OUTLINE

## Typical Performance Curves $\mathrm{V}_{\mathrm{DD}}-3.0 \mathrm{~V}, \mathrm{REXX}^{-499 k}$



FIGURE 7. SPECTRUM OF FOUR LIGHT SOURCES NORMALIZED BY LUMINOUS INTENSITY (LUX)


FIGURE 9. ANGULAR SENSITIVITY


FIGURE 11. LOW LUX AT GREEN LED (500k $\Omega$ )


FIGURE 8. NORMALIZED SPECTRAL RESPONSE FOR AMBIENT LIGHT SENSING


FIGURE 10. LINEARITY OVER RANGE 1


FIGURE 12. LIGHT SOURCES AT RANGE 1, 500k Rext $^{\text {EXT }}$

## Typical Performance Curves $\mathrm{V}_{\mathrm{DD}}=3.0 \mathrm{~V}, \mathrm{ReXT}=499 \mathrm{kK}$ (Continuad)



FIGURE 13. 500k ALS COUNT, 30 LUX NORMALIZED


FIGURE 15. LIGHT SOURCES AT RANGE 1, 1M $\mathbf{R}_{\text {EXT }}$


FIGURE 14. LOW LUX AT GREEN LED (1M $\Omega$ )


FIGURE 16. $1 \mathrm{M} \Omega$ ALS COUNTS, 30 LUX NORMALIZED


FIGURE 17. SUPPLY CURRENT vs VDD ALS SENSING

## Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

| DATE | REVISION |  |
| :---: | :--- | :--- |
| September 26, 2012 | FN7656.2 | Corrected horizontal axis in Figure 9, "ANGULAR SENSITIVITY," on page 12 from 0 to 40 to -90 to 90. |
| September 21, 2011 | FN7656.1 | Changed Title on page 1 from "Integrated Digital Ambient Light Sensor with Interrupt Function" to "Ultra-Low <br> Lux, Low Power, Integrated Digital Ambient Light Sensor with Interrupt Function" |
| August 25,2011 | FN7656.0 | Initial Release |

## About Intersil

Intersil Corporation is a leader in the design and manufacture of high-performance analog, mixed-signal and power management semiconductors. The company's products address some of the largest markets within the industrial and infrastructure, personal computing and high-end consumer markets. For more information about Intersil, visit our website at www.intersil.com.
For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com. You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/en/support/ask-an-expert.html. Reliability reports are also available from our website at http://www.intersil.com/en/support/qualandreliability.html\#reliability

## Package Outline Drawing

## L6.2x2.1

6 LEAD OPTICAL DUAL FLAT NO-LEAD PLASTIC PACKAGE (ODFN)
Rev 3, 5/11


NOTES:

1. Dimensions are in millimeters.

Dimensions in () for Reference Only.
2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
3. Unless otherwise specified, tolerance: Decimal $\pm 0.05$
4. Dimension applies to the metallized terminal and is measured between 0.15 mm and 0.30 mm from the terminal tip.
5. Tiebar shown (if present) is a non-functional feature.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.

