


**KS54AHCT 646/648**  
**KS74AHCT**

**Octal 3-State Bus Transceivers with Registers**  
 T-52-31

**FEATURES**

- 8 bi-directional data paths
- Transmits direct or stored data in either direction
- 24-pin slim DIP package
- Function, pin-out, speed and drive compatibility with 54/74ALS logic family
- Low power consumption characteristic of CMOS
- 3-State outputs with high drive current ( $I_{OL} = 24 \text{ mA} @ V_{OL} = 0.5\text{V}$ ) for direct bus interface
- Inputs and outputs interface directly with TTL, NMOS and CMOS devices
- Wide operating voltage range: 4.5V to 5.5V
- Characterized for operation over Industrial and military temperature ranges:  
 KS74AHCT:  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$   
 KS54AHCT:  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$
- Package options include plastic "small outline" packages, standard plastic and ceramic 300-mil DIPs

**PIN CONFIGURATION**



**DESCRIPTION**

The '646 and '648 are bi-directional bus transceivers with D-type flip-flops and control circuitry to facilitate high speed multiplexed data transmission. The '646 transmits true data and the '648 transmits inverted data.

Data can be transmitted directly from one port to the other in either direction. It also can be stored in the flip-flops from either or both ports for subsequent transmission to the opposite port. Six control inputs govern the data flow:

**G-bar** (output enable) when high, all outputs are disabled, isolating the A and B ports. When low, one port is enabled at a time as determined by the DIR pin.


**DIR** (direction control) disables A or B outputs permitting the pins to be used as inputs thus determining the direction of a data flow. When DIR=high, data flows from A to B.

**SAB,SBA** (data source AB and BA) determines whether data transmitted is from the data inputs or the registers associated with those inputs.

**CAB,CBA** (Clock AB and BA) clocks data from the A inputs and the B inputs, respectively, into their associated registers. Since the clocks are not gated with the G-bar and DIR pins, data at the A and B pins can be clocked into the flip-flops at any time.

These devices provide speeds and drive capability equivalent to their ALSTTL counterparts and yet maintain CMOS power levels. The input and output voltage levels allow direct interface with TTL, NMOS and CMOS devices without any external components.

All inputs and outputs are protected from damage due to static discharge by internal diode clamps to  $V_{CC}$  and ground.



(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	L

Real-Time transfer bus B to bus A

(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	H	X	X	L	X

Real-Time transfer bus A to bus B

(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
X	X	↑	X	X	X
X	X	X	↑	X	X
H	X	↑	↑	X	X

Storage from A AND/OR B

(21)	(3)	(1)	(23)	(2)	(22)
G	DIR	CAB	CBA	SAB	SBA
L	L	X	X	X	H
L	H	X	X	H	X

Transfer stored data to A AND/OR B

www.DataSheet4U.com

**KS54AHCT 646/648**  
**KS74AHCT**



**Octal 3-State Bus Transceivers with Registers**

**FUNCTION TABLE**

Inputs						Data I/O*		Operation or Function	
$\bar{G}$	DIR	CAB	CBA	SAB	SBA	A1 thru A8	B1 thru B8	'646	'648
X	X	↑	X	X	X	input	input	Store A, B unspecified	Store A, B unspecified
X	X	X	↑	X	X	Not specified	Not specified	Store B, A unspecified	Store B, A unspecified
H	X	↑	↑	X	X	Input	Input	Store A and B data isolation, hold storage	Store A and B data isolation, hold storage
H	X	H or L	H or L	X	X				
L	L	X	X	X	L	Output	Input	Real-Time B data to A bus	Real-Time $\bar{B}$ data to A bus
L	L	X	H or L	X	H			Stored B data to A bus	Stored $\bar{B}$ data to A bus
L	H	X	X	L	X	Input	Output	Real-Time A data to B bus	Real-Time $\bar{A}$ data to B bus
L	H	H or L	X	H	X			Stored A data to B bus	Stored $\bar{A}$ data to B bus

\*The data output functions may be enabled or disabled by various signals at the  $\bar{G}$  and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every low-to-high transition on the clock inputs.

**LOGIC DIAGRAMS**



**KS54AHCT 646/648**  
**KS74AHCT**

**Octal 3-State Bus Transceivers with Registers**

**Absolute Maximum Ratings\***

Supply Voltage Range  $V_{CC}$ , . . . . .  $-0.5V$  to  $+7V$   
 DC Input Diode Current,  $I_{IK}$   
 ( $V_I < -0.5V$  or  $V_I > V_{CC} + 0.5V$ ) . . . . .  $\pm 20$  mA  
 DC Output Diode Current,  $I_{OK}$   
 ( $V_O < -0.5V$  or  $V_O > V_{CC} + 0.5V$ ) . . . . .  $\pm 20$  mA  
 Continuous Output Current Per Pin,  $I_O$   
 ( $-0.5V < V_O < V_{CC} + 0.5V$ ) . . . . .  $\pm 70$  mA  
 Continuous Current Through  
 $V_{CC}$  or GND pins . . . . .  $\pm 250$  mA  
 Storage Temperature Range,  $T_{stg}$  . . . . .  $-65^\circ C$  to  $+150^\circ C$   
 Power Dissipation Per Package,  $P_d$ † . . . . . 500 mW

\* Absolute Maximum Ratings are those values beyond which permanent damage to the device may occur. These are stress ratings only and functional operation of the device at or beyond them is not implied. Long exposure to these conditions may affect device reliability.

† Power Dissipation temperature derating:  
 Plastic Package (N):  $-12mW/^\circ C$  from  $65^\circ C$  to  $85^\circ C$   
 Ceramic Package (J):  $-12mW/^\circ C$  from  $100^\circ C$  to  $125^\circ C$

**Recommended Operating Conditions**

Supply Voltage,  $V_{CC}$  . . . . . 4.5V to 5.5V  
 DC Input & Output Voltages\*,  $V_{IN}$ ,  $V_{OUT}$  . . 0V to  $V_{CC}$   
 Operating Temperature  
 Range KS74AHCT:  $-40^\circ C$  to  $+85^\circ C$   
 KS54AHCT:  $-55^\circ C$  to  $+125^\circ C$   
 Input Rise & Fall Times,  $t_r$ ,  $t_f$  . . . . . Max 500 ns  
 \* Unused inputs must always be tied to an appropriate logic voltage level (either  $V_{CC}$  or GND)

**DC ELECTRICAL CHARACTERISTICS** ( $V_{CC}=5V \pm 10\%$  Unless Otherwise Specified)

Characteristic	Symbol	Test Conditions	$T_a = 25^\circ C$			Unit	
			Typ	KS74AHCT $T_a = -40^\circ C$ to $+85^\circ C$	KS54AHCT $T_a = -55^\circ C$ to $+125^\circ C$		
Minimum High-Level Input Voltage	$V_{IH}$			2.0	2.0	2.0	V
Maximum Low-Level Input Voltage	$V_{IL}$			0.8	0.8	0.8	V
Minimum High-Level Output Voltage	$V_{OH}$	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_O = -20\mu A$ $I_O = -6mA$	$V_{CC}$ 4.2	$V_{CC} - 0.1$ 3.98	$V_{CC} - 0.1$ 3.84	$V_{CC} - 0.1$ 3.7	V
Maximum Low-Level Output Voltage	$V_{OL}$	$V_{IN}=V_{IH}$ or $V_{IL}$ $I_O = 20\mu A$ $I_O = 12mA$ $I_O = 24mA$	0	0.1 0.26 0.39	0.1 0.33 0.5	0.1 0.4	V
Maximum Input Current	$I_{IN}$	$V_{IN}=V_{CC}$ or GND		$\pm 0.1$	$\pm 1.0$	$\pm 1.0$	$\mu A$
Maximum 3-State Leakage Current	$I_{OZ}$	Output Enable $= V_{IH}$ $V_{OUT}=V_{CC}$ or GND		$\pm 0.5$	$\pm 5.0$	$\pm 10.0$	$\mu A$
Maximum Quiescent Supply Current	$I_{CC}$	$V_{IN}=V_{CC}$ or GND $I_{OUT}=0\mu A$		8.0	80.0	160.0	$\mu A$
Additional Worst Case Supply Current	$\Delta I_{CC}$	per input pin $V_I = 2.4V$ other inputs: at $V_{CC}$ or GND $I_{OUT}=0\mu A$		2.7	2.9	3.0	mA

**KS54AHCT 646/648**  
**KS74AHCT**

**Octal 3-State Bus Transceivers**  
**with Registers**

**AC ELECTRICAL CHARACTERISTICS** (Input  $t_r, t_f < 2$  ns, AHCT646, AHCT648)

Characteristic	Symbol	Conditions†	T <sub>a</sub> = 25°C V <sub>CC</sub> = 5.0V		KS74AHCT T <sub>a</sub> = -40°C to +85°C V <sub>CC</sub> = 5.0V ± 10%		KS54AHCT T <sub>a</sub> = -55°C to +125°C V <sub>CC</sub> = 5.0V ± 10%		Unit
			Typ	Min	Max	Min	Max		
			Maximum Frequency	f <sub>max</sub>	C <sub>L</sub> = 50pF	45		30	
Propagation Delay, A or B Input to B or A Output	t <sub>PLH</sub>	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF	11 14		18 23		22 28	ns	
	t <sub>PHL</sub>	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF	11 14		18 23		22 28		
Propagation Delay, CBA or CAB Input to A or B Output	t <sub>PLH</sub>	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF	15 18		25 30		30 36	ns	
	t <sub>PHL</sub>	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF	15 18		25 30		30 36		
Propagation Delay,†† SBA or SAB Input to A or B Output (with A or High)	t <sub>PLH</sub>	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF	16 19		27 33		32 38	ns	
	t <sub>PHL</sub>	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF	16 19		27 33		32 38		
Propagation Delay,†† SBA or SAB Input to A or B Output (with A or Low)	t <sub>PLH</sub>	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF	15 18		25 30		30 36	ns	
	t <sub>PHL</sub>	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF	15 18		25 30		30 36		
Out Enable Time, G or DIR Input to A or B Output	t <sub>pZH</sub>	R <sub>L</sub> = 1kΩ	C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF		14 17		22 27	ns	
	t <sub>pZL</sub>		C <sub>L</sub> = 50pF C <sub>L</sub> = 150pF		14 17		22 27		
Output Disable Time, G or DIR Input to A or B Output	t <sub>pHZ</sub>	R <sub>L</sub> = 1kΩ	13		22		26	ns	
	t <sub>pLZ</sub>	C <sub>L</sub> = 50pF	13		22		26		
Pulse Duration, Clocks High or low	t <sub>w</sub>		8	12		15		ns	
Set up Time, A before CAB† or B before CBA†	t <sub>su</sub>		8	12		15		ns	
Hold Time, A after CAB† or B after CBA†	t <sub>h</sub>		-3	0		0		ns	
Input Capacitance	C <sub>IN</sub>		5					pF	
Output Capacitance	C <sub>OUT</sub>	Output Disabled	10					pF	
Power Dissipation Capacitance*	C <sub>PD</sub>							pF	

\* C<sub>PD</sub> determines the no-load dynamic power dissipation: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup> f + I<sub>CC</sub> V<sub>CC</sub>.





† For AC switching test circuits and timing waveforms see section 2.

†† These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

**PACKAGE DIMENSIONS**

T-90-20





**1. PLASTIC PACKAGES**



7

**PACKAGE DIMENSIONS**

T-90-20




**PACKAGE DIMENSIONS**


T-90-20

**2. CERAMIC PACKAGES**


**14-Pin Ceramic DIP Units: mm**




**16-Pin Ceramic DIP Units: mm**



**20-Pin Ceramic DIP Units: mm**



**24-Pin Ceramic DIP Units: mm**



7