# **Power MOSFET**

# 30 V, 76 A, Single N-Channel, DPAK/IPAK

#### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- AEC-Q101 Qualified and PPAP Capable NVD4806N
- These Devices are Pb-Free and are RoHS Compliant

#### **Applications**

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

# **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Param	Symbol	Value	Unit		
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Voltage	е		$V_{GS}$	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	15.6	Α
Current (R <sub>θJA</sub> ) (Note 1)		T <sub>A</sub> = 85°C		12	
Power Dissipation (R <sub>θJA</sub> ) (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.65	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	11.3	Α
Current ( $R_{\theta JA}$ ) (Note 2)	Steady	T <sub>A</sub> = 85°C		8.8	
Power Dissipation (R <sub>θJA</sub> ) (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.4	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	79	Α
Current (R <sub>θJC</sub> ) (Note 1)		T <sub>C</sub> = 85°C		61	
Power Dissipation (R <sub>θJC</sub> ) (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	68	W
Pulsed Drain Current	t <sub>p</sub> =10μs	T <sub>A</sub> = 25°C	I <sub>DM</sub>	150	Α
Current Limited by Packa	age	T <sub>A</sub> = 25°C	I <sub>DmaxPkg</sub>	45	Α
Operating Junction and	T <sub>J</sub> , T <sub>stg</sub>	-55 to 175	°C		
Source Current (Body Di	IS	50	Α		
Drain to Source dV/dt	dV/dt	6.0	V/ns		
Single Pulse Drain–to–Source Avalanche Energy ( $V_{DD}$ = 24 V, $V_{GS}$ = 10 V, L = 1.0 mH, $I_{L(pk)}$ = 21 A, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	220	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.



#### ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
30 V	6.0 mΩ @ 10 V	76 A
30 V	9.4 mΩ @ 4.5 V	70 A







DPAK CASE 369AA (Bent Lead) STYLE 2



IPAK
CASE 369AD
(Straight Lead)
STYLE 2

# MARKING DIAGRAMS & PIN ASSIGNMENTS





A = Assembly Location\*

Y = Year

WW = Work Week

4806N = Device Code

G = Pb-Free Package

#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

<sup>\*</sup> The Assembly Location code (A) is front side optional. In cases where the Assembly Location is stamped in the package, the front side assembly code may be blank.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter		Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	2.2	°C/W
Junction-to-Tab (Drain)	$R_{\theta JC-TAB}$	3.5	
Junction-to-Ambient - Steady State (Note 1)	$R_{ heta JA}$	56.7	
Junction-to-Ambient - Steady State (Note 2)	$R_{ heta JA}$	106.8	

- Surface-mounted on FR4 board using 1 in sq pad size, 1 oz Cu.
   Surface-mounted on FR4 board using the minimum recommended pad size.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				27		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 \text{ V}, \qquad T_{J} = 25^{\circ}\text{C}$				1.0	μΑ
		$V_{DS} = 24 \text{ V}$	T <sub>J</sub> = 125°C			10	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 3)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	= 250 μΑ	1.5		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				6.0		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 to 11.5 V	I <sub>D</sub> = 30 A		4.9	6.0	mΩ
			I <sub>D</sub> = 15 A		4.8		1
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		7.9	9.4	1
			I <sub>D</sub> = 15 A		7.5		1
Forward Transconductance	gFS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A			14		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>iss</sub>				2142		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 1$ $V_{DS} = 12$			480		1
Reverse Transfer Capacitance	C <sub>rss</sub>	1 12			251		1
Total Gate Charge	$Q_{G(TOT)}$				15	23	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 4.5 \text{ V}, V_{D}$	<sub>S</sub> = 15 V,		3.0		
Gate-to-Source Charge	$Q_{GS}$	I <sub>D</sub> = 30 .	A		7.0		1
Gate-to-Drain Charge	$Q_{GD}$				7.0		]
Total Gate Charge	Q <sub>G(TOT)</sub>	$V_{GS} = 11.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 30 \text{ A}$			37		nC
SWITCHING CHARACTERISTICS (Note	e 4)	-				-	-
Turn-On Delay Time	t <sub>d(on)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_{D} = 15 \text{ A}, R_{G} = 3.0 \Omega$			13.9		ns
Rise Time	t <sub>r</sub>				29.7		1
Turn-Off Delay Time	t <sub>d(off)</sub>				18.3		1
Fall Time	t <sub>f</sub>				7.8		1

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq$  300 µs, Duty Cycle  $\leq$  2%.

- 4. Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise noted) (continued)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS	(Note 4)						
Turn-On Delay Time	t <sub>d(on)</sub>	V <sub>GS</sub> = 11.5 V, V <sub>DS</sub> = 15 V,			8.5		ns
Rise Time	t <sub>r</sub>				23.8		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = 15 A, R_C$	$_{\rm G}$ = 3.0 $\Omega$		26		
Fall Time	t <sub>f</sub>				4.7		
DRAIN-SOURCE DIODE CHARA	CTERISTICS						
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 V$ , $T_J = 25^{\circ}C$			0.9	1.2	V
		$I_{S} = 30 \text{ A}$ $T_{J} = 125^{\circ}\text{C}$		0.8			
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS}$ = 0 V, dls/dt= 100 A/ $\mu$ s, $I_{S}$ = 30 A			26		ns
Charge Time	ta				13		
Discharge Time	tb				13		
Reverse Recovery Time	$Q_{RR}$				16		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				2.49		nΗ
Drain Inductance, DPAK	L <sub>D</sub>	T <sub>A</sub> = 25°C			0.0164		
Drain Inductance, IPAK	L <sub>D</sub>				1.88		_
Gate Inductance	L <sub>G</sub>				3.46		
Gate Resistance	R <sub>G</sub>				1.0		Ω

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Pulse Test: Pulse Width  $\leq 300~\mu s$ , Duty Cycle  $\leq 2\%$ .

4. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL PERFORMANCE CURVES**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Drain Voltage

#### **TYPICAL PERFORMANCE CURVES**



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

(S) 8 Q<sub>1</sub> Q<sub>2</sub> V<sub>GS</sub> Q<sub>S</sub> Q<sub>S</sub> Q<sub>S</sub> Q<sub>S</sub> TOTAL GATE CHARGE (nC)

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge






Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

# **TYPICAL PERFORMANCE CURVES**




Figure 13. Avalanche Characteristics




Figure 14. Thermal Response

# **ORDERING INFORMATION**


Order Number	Package	Shipping <sup>†</sup>
NTD4806NT4G	DPAK (Pb-Free)	2500 / Tape & Reel
NTD4806N-35G	IPAK Trimmed Lead (3.5 ± 0.15 mm) (Pb–Free)	75 Units / Rail
NVD4806NT4G	DPAK (Pb-Free)	2500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### PACKAGE DIMENSIONS

# **DPAK (SINGLE GUAGE)**

CASE 369AA ISSUE B



- NOTES:

  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.

  2. CONTROLLING DIMENSION: INCHES.

  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS b3, L3 and Z.


  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE.

  5. DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.

  6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
E	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74	REF
L2	0.020	BSC	0.51	BSC
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
7	0.155		3 03	

### **SOLDERING FOOTPRINT\***



 $\left(\frac{\text{mm}}{\text{inches}}\right)$ SCALE 3:1

STYLE 2:


PIN 1. GATE 2. DRAIN 3. SOURCE 4. DRAIN


<sup>\*</sup>For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.


#### PACKAGE DIMENSIONS

# 3.5 MM IPAK, STRAIGHT LEAD

CASE 369AD ISSUE B







#### NOTES:

- DIMENSIONING AND TOLERANCING PER
   ASME Y14.5M, 1994.
- 2.. CONTROLLING DIMENSION: MILLIMETERS.
  3. DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.15 AND
- 0.30mm FROM TERMINAL TIP.
  DIMENSIONS D AND E DO NOT INCLUDE
  MOLD GATE OR MOLD FLASH.

$\overline{}$			
	MILLIMETERS		
DIM	MIN	MAX	
Α	2.19	2.38	
A1	0.46	0.60	
A2	0.87	1.10	
b	0.69	0.89	
b1	0.77	1.10	
D	5.97	6.22	
D2	4.80		
E	6.35	6.73	
E2	4.57	5.45	
E3	4.45	5.46	
е	2.28 BSC		
L	3.40	3.60	
L1	-	2.10	
L2	0.89	1.27	

STYLE 2:

- PIN 1. GATE 2 DRAIN
  - SOURCE 3.

ON Semiconductor and (III) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC sorbuct/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent—Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor

P.O. Box 5163, Denver, Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

USA/Canada Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5817–1050

N. American Technical Support: 800-282-9855 Toll Free

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative