

This Swissbit module is an industry standard 240-pin 8-byte DDR3 registered SDRAM Dual-In-line Memory Module (RDIMM) which is organized as x72 high speed CMOS memory array. All control and address signals are re-driven on the DIMM using register devices and a PLL for the clock distribution. This reduces capacitive loading to the system bus, but adds one cycle to the SDRAM timing. De-coupling capacitors, stub resistors, calibration resistors and termination resistors are mounted on the PCB board. The module uses double data rate architecture to achieve high-speed operation. DDR3 SDRAM modules operate from a differential clock (CK and CK#). READ and WRITE accesses to a DDR3 SDRAM module is burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. The burst length is either four or eight locations. An auto precharge function can be enabled to provide a self-timed row precharge that is initiated at the end of a burst access. The DDR3 SDRAM devices have a multibank architecture which allows a concurrent operation that is providing a high effective bandwidth. A self refresh mode is provided and a power-saving "power-down" mode. All inputs and all full drive-strength outputs are SSTL_15 compatible.

The DDR3 SDRAM module uses the serial presence detect (SPD) function implemented via serial EEPROM using the standard I²C protocol. This nonvolatile storage device contains 256 bytes. The first 128 bytes are utilized by the DIMM manufacturer (Swissbit) to identify the module type, the module's organization and several timing parameters. The second 128 bytes are available to the end user.

Module Configuration

Organization	DDR3 SDRAMs used	Row Addr.	Device Bank Addr.	Column Addr.	Refresh	Module Bank Select
1G x 72bit	18 x 512M x 8bit (4Gbit)	16	BA0, BA1, BA2	10	8k	S0#, S1#

Module Dimensions in mm
133.35 (long) x 17.75 (high) x 4.00 [max] (thickness)

Timing Parameters

Part Number	Module Density	Transfer Rate	Clock Cycle/Data bit rate	Latency
SGP08G72D1BD2SA-BBRT	8GByte	8.5 GB/s	1.87ns / 1066MT/s	7-7-7
SGP08G72D1BD2SA-CCRT	8GByte	10.6 GB/s	1.5ns / 1333MT/s	9-9-9

Pin Name

A0 – A9, A11, A13 – A15	Address Inputs
A10/AP	Address Input / Auto precharge Bit
A12/BC	Address Input / Burst chop
BA0 – BA2	Bank Address Inputs
DQ0 – DQ63	Data Input / Output
CB0 – CB7	Data check bits Input / Output
DQS0 – DQS8	Data Strobe, positive line
DQS0# – DQS8#	Data Strobe, negative line (only used when differential data strobe mode is enabled)
TDQS9-17, TDQS9-17#	Terminate DQS, input for on die termination of x4 based DQS9-17[#] signals
S0#, S1#	Chip Select
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
CKE0 – CKE1	Clock Enable

CK0 – CK1	Clock Inputs, positive line
CK0# – CK1#	Clock Inputs, negative line
Event#	Temperature event: The EVENT# pin is asserted by the temperature sensor when critical
V _{DD}	Supply Voltage (1.5V± 0.075V)
V _{REFDQ}	Reference voltage: DQ, DM (V _{DD} /2)
V _{REFCA}	Reference voltage: Control, command, and address (V _{DD} /2)
V _{SS}	Ground
V _{TT}	Termination voltage: Used for control, command, and address (V _{DD} /2).
V _{DDSPD}	Serial EEPROM Positive Power Supply
SCL	Serial Clock for Presence Detect
SDA	Serial Data Out for Presence Detect
SA0 – SA2	Serial Presence Detect Address Inputs
ODT0, ODT1	On-Die Termination
NC / NU	No Connection / Not Used

Pin Configuration


Frontside									
PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol	PIN	Symbol
1	V _{REFDQ}	27	DQ18	49	V _{TT}	75	V _{DD}	101	V _{SS}
2	V _{SS}	28	DQ19	50	CKE0	76	S1#	102	DQS6#
3	DQ0	29	V _{SS}	51	V _{DD}	77	ODT1	103	DQS6
4	DQ1	30	DQ24	52	BA2	78	V _{DD}	104	V _{SS}
5	V _{SS}	31	DQ25	53	Err_Out#	79	NC (S2#) *	105	DQ50
6	DQS0#	32	V _{SS}	54	V _{DD}	80	V _{SS}	106	DQ51
7	DQS0	33	DQS3#	55	A11	81	DQ32	107	V _{SS}
8	V _{SS}	34	DQS3	56	A7	82	DQ33	108	DQ56
9	DQ2	35	V _{SS}	57	V _{DD}	83	V _{SS}	109	DQ57
10	DQ3	36	DQ26	58	A5	84	DQS4#	110	V _{SS}
11	V _{SS}	37	DQ27	59	A4	85	DQS4	111	DQS7#
12	DQ8	38	V _{SS}	60	V _{DD}	86	V _{SS}	112	DQS7
13	DQ9	39	CB0	61	A2	87	DQ34	113	V _{SS}
14	V _{SS}	40	CB1	62	V _{DD}	88	DQ35	114	DQ58
15	DQS1#	41	V _{SS}	63	RFU	89	V _{SS}	115	DQ59
16	DQS1	42	DQS8#	64	RFU	90	DQ40	116	V _{SS}
17	V _{SS}	43	DQS8	65	V _{DD}	91	DQ41	117	SA0
18	DQ10	44	V _{SS}	66	V _{DD}	92	V _{SS}	118	SCL
19	DQ11	45	CB2	67	V _{REFCA}	93	DQS5#	119	SA2
20	V _{SS}	46	CB3	68	Par_In	94	DQS5	120	V _{TT}
21	DQ16	47	V _{SS}	69	V _{DD}	95	V _{SS}		
22	DQ17	48	V _{TT}	70	A10/ AP	96	DQ42		
23	V _{SS}			71	BA0	97	DQ43		
24	DQS2#			72	V _{DD}	98	V _{SS}		
25	DQS2			73	WE#	99	DQ48		
26	V _{SS}			74	CAS#	100	DQ49		

Backside									
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
121	V _{SS}	147	DQ23	169	CKE1	195	ODT0	221	TDQS15
122	DQ4	148	V _{SS}	170	V _{DD}	196	A13	222	TDQS15#
123	DQ5	149	DQ28	171	A15	197	V _{DD}	223	V _{SS}
124	V _{SS}	150	DQ29	172	A14	198	NC (S3#) *	224	DQ54
125	TDQS9	151	V _{SS}	173	V _{DD}	199	V _{SS}	225	DQ55
126	TDQS9#	152	TDQS12	174	A12, BC	200	DQ36	226	V _{SS}
127	V _{SS}	153	TDQS12#	175	A9	201	DQ37	227	DQ60
128	DQ6	154	V _{SS}	176	V _{DD}	202	V _{SS}	228	DQ61
129	DQ7	155	DQ30	177	A8	203	TDQS13	229	V _{SS}
130	V _{SS}	156	DQ31	178	A6	204	TDQS13#	230	TDQS16
131	DQ12	157	V _{SS}	179	V _{DD}	205	V _{SS}	231	TDQS16#
132	DQ13	158	CB4	180	A3	206	DQ38	232	V _{SS}
133	V _{SS}	159	CB5	181	A1	207	DQ39	233	DQ62
134	TDQS10	160	V _{SS}	182	V _{DD}	208	V _{SS}	234	DQ63
135	TDQS10#	161	TDQS17	183	V _{DD}	209	DQ44	235	V _{SS}
136	V _{SS}	162	TDQS17#	184	CK0	210	DQ45	236	V _{DDSPD}
137	DQ14	163	V _{SS}	185	CK0#	211	V _{SS}	237	SA1
138	DQ15	164	CB6	186	V _{DD}	212	TDQS14	238	SDA
139	V _{SS}	165	CB7	187	NC	213	TDQS14#	239	Event#
140	DQ20	166	V _{SS}	188	A0	214	V _{SS}	240	V _{TT}
141	DQ21	167	NC(TEST)	189	V _{DD}	215	DQ46		
142	V _{SS}	168	RESET#	190	BA1	216	DQ47		
143	TDQS11			191	V _{DD}	217	V _{SS}		
144	TDQS11#			192	RAS#	218	DQ52		
145	V _{SS}			193	S0#	219	DQ53		
146	DQ22			194	V _{DD}	220	V _{SS}		

*) Following pin functions are depending on module configuration:

- S1# is connected, but not used functionally for single rank DIMMs
- ODT1, CKE1 are not used for single rank modules
- S2# and S3# are only used for quad rank modules
- Event# is only used with temperature sensor equipped modules
- A13, A14, A15 are included in parity calculation. Function depends on DRAM address configuration.
A13 used for 1Gb, A13 & A14 for 2Gb, A13-A15 for 4Gb SDRAM

**FUNCTIONAL BLOCK DIAGRAM 8192MB DDR3 SDRAM RDIMM,
2 RANKS AND 18 COMPONENTS**



MAXIMUM ELECTRICAL DC CHARACTERISTICS

PARAMETER/ CONDITION	SYMBOL	MIN	MAX	UNITS
V _{DD} Supply Voltage relative to V _{SS}	V _{DD}	-0.4	1.975	V
I/O V _{DD} Supply Voltage relative to V _{SS}	V _{DDQ}	-0.4	1.975	V
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.4	1.975	V
INPUT LEAKAGE CURRENT Any input 0V ≤ V _{IN} ≤ V _{DD} , V _{REF} pin 0V ≤ V _{IN} ≤ 0.95V (All other pins not under test = 0V)	I _I			μA
Command/Address RAS#, CAS#, WE#, S#, CKE		-16	16	
CK, CK#		-16	16	
DM		-2	2	
OUTPUT LEAKAGE CURRENT (DQ's and ODT are disabled; 0V ≤ V _{OUT} ≤ V _{DDQ})	I _{OZ}	-5	5	μA
DQ, DQS, DQS#				
V _{REF} LEAKAGE CURRENT ; V _{REF} is on a valid level	I _{VREF}	-8	8	μA

DC OPERATING CONDITIONS

PARAMETER/ CONDITION	SYMBOL	MIN	NOM	MAX	UNITS
Supply Voltage	V _{DD}	1.425	1.5	1.575	V
I/O Supply Voltage	V _{DDQ}	1.425	1.5	1.575	V
V _{DDL} Supply Voltage	V _{DDL}	1.425	1.5	1.575	V
I/O Reference Voltage	V _{REF}	0.49 x V _{DDQ}	0.50 x V _{DDQ}	0.51x V _{DDQ}	V
I/O Termination Voltage (system)	V _{TT}	0.49 x V _{DDQ} -20mV	0.50 x V _{DDQ}	0.51x V _{DDQ} +20mV	V
Input High (Logic 1) Voltage	V _{IH(DC)}	V _{REF} + 0.1		V _{DDQ} + 0.3	V
Input Low (Logic 0) Voltage	V _{IL(DC)}	-0.3		V _{REF} - 0.1	V

AC INPUT OPERATING CONDITIONS

PARAMETER/ CONDITION	SYMBOL	MIN	MAX	UNITS
Input High (Logic 1) Voltage	V _{IH(AC)}	V _{REF} + 0.175	-	V
Input Low (Logic 0) Voltage	V _{IL(AC)}	-	V _{REF} - 0.175	V

CAPACITANCE

At DDR3 data rates, it is recommended to simulate the performance of the module to achieve optimum values. When inductance and delay parameters associated with trace lengths are used in simulations, they are significantly more accurate and realistic than a gross estimation of module capacitance. Simulations can then render a considerably more accurate result. JEDEC modules are now designed by using simulations to close timing budgets.

I_{DD} Specifications and Conditions

(0°C ≤ T_{CASE} ≤ +85°C; V_{DDQ} = +1.5V ± 0.075V, V_{DD} = +1.5V ± 0.075V)

Parameter & Test Condition	Symbol	max.		Unit	
		10600-CL9	8500-CL7		
OPERATING CURRENT *) : One device bank Active-Precharge; t _{RC} = t _{RC} (I _{DD}); t _{CK} = t _{CK} (I _{DD}); CKE is HIGH, CS# is HIGH between valid commands; DQ inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles	I _{DD0}	1030	982	mA	
OPERATING CURRENT *) : One device bank; Active-Read-Precharge; I _{OUT} = 0mA; BL = 4, CL = CL (I _{DD}), AL = 0; t _{CK} = t _{CK} (I _{DD}), t _{RC} = t _{RC} (I _{DD}), t _{RAS} = t _{RAS} MIN (I _{DD}), t _{RCD} = t _{RCD} (I _{DD}); CKE is HIGH, CS# is HIGH between valid commands; Address inputs changing once every two clock cycles; Data Pattern is same as I _{DD4W}	I _{DD1}	1129	1081	mA	
PRECHARGE POWER-DOWN CURRENT: All device banks idle; Power-down mode; t _{CK} = t _{CK} (I _{DD}); CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at V _{REF}	Fast Exit	I _{DD2P}	778	738	mA
	Slow Exit		778	738	
PRECHARGE QUIET STANDBY CURRENT: All device banks idle; t _{CK} = t _{CK} (I _{DD}); CKE is HIGH, CS# is HIGH; All Control and Address bus inputs are not changing; DQ's are floating at V _{REF}	I _{DD2Q}	846	806	mA	
PRECHARGE STANDBY CURRENT: All device banks idle; t _{CK} = t _{CK} (I _{DD}); CKE is HIGH, CS# is HIGH; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I _{DD2N}	884	844	mA	
ACTIVE POWER-DOWN CURRENT: All device banks open; t _{CK} = t _{CK} (I _{DD}); CKE is LOW; All Control and Address bus inputs are not changing; DQ's are floating at V _{REF} (always fast exit)	I _{DD3P}	778	738	mA	
ACTIVE STANDBY CURRENT: All device banks open; t _{CK} = t _{CK} (I _{DD}), t _{RAS} = t _{RAS} MAX (I _{DD}), t _{RP} = t _{RP} (I _{DD}); CKE is HIGH, CS# is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I _{DD3N}	1018	942	mA	
OPERATING READ CURRENT: All device banks open, Continuous burst reads; One module rank active; I _{OUT} = 0mA; BL = 4, CL = CL (I _{DD}), AL = 0; t _{CK} = t _{CK} (I _{DD}), t _{RAS} = t _{RAS} MAX (I _{DD}), t _{RP} = t _{RP} (I _{DD}); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I _{DD4R}	1354	1234	mA	

Parameter & Test Condition	Symbol	max.		Unit
		10600-CL9	8500-CL7	
OPERATING WRITE CURRENT: All device banks open, Continuous burst writes; One module rank active; BL = 4, CL = CL (I _{DD}), AL = 0; t _{CK} = t _{CK} (I _{DD}), t _{RAS} = t _{RAS} MAX (I _{DD}), t _{RP} = t _{RP} (I _{DD}); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I _{DD4W}	1364	1244	mA
BURST REFRESH CURRENT: t _{CK} = t _{CK} (I _{DD}); refresh command at every t _{RFC} (I _{DD}) interval, CKE is HIGH, CS# is HIGH between valid commands; All other Control and Address bus inputs are changing once every two clock cycles; DQ inputs changing once per clock cycle	I _{DD5}	2539	2499	mA
SELF REFRESH CURRENT: CK and CK# at 0V; CKE ≤ 0.2V; All other Control and Address bus inputs are floating at V _{REF} ; DQ's are floating at V _{REF}	I _{DD6}	300	300	mA
OPERATING CURRENT*) : Four device bank interleaving READs, I _{OUT} = 0mA; BL = 4, CL = CL (I _{DD}), AL = t _{RCD} (I _{DD}) - 1 x t _{CK} (I _{DD}); t _{CK} = t _{CK} (I _{DD}), t _{RC} = t _{RC} (I _{DD}), t _{RRD} = t _{RRD} (I _{DD}), t _{RCD} = t _{RCD} (I _{DD}); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are not changing during DESELECT; DQ inputs changing once per clock cycle	I _{DD7}	1948	1882	mA

*) Value calculated as one module rank in this operating condition, and all other idle ranks in IDD2N mode.

TIMING VALUES USED FOR I_{DD} MEASUREMENT

I _{DD} MEASUREMENT CONDITIONS			
SYMBOL	10600-CL9	8500-CL7	Unit
CL (I _{DD})	9	7	t _{CK}
t _{RCD} (I _{DD})	13.5	13.125	ns
t _{RC} (I _{DD})	49.5	50.625	ns
t _{RRD} (I _{DD})	6	7.5	ns
t _{CK} (I _{DD})	1.5	1.87	ns
t _{RAS} MIN (I _{DD})	36	37.5	ns
t _{RAS} MAX (I _{DD})	70'200	70'200	ns
t _{RP} (I _{DD})	13.5	13.125	ns
t _{RFC} (I _{DD})	260	260	ns

DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS

(0°C ≤ T_{CASE} ≤ + 85°C; V_{DDQ} = +1.5V ± 0.075V, V_{DD} = +1.5V ± 0.075V)

AC CHARACTERISTICS		10600-CL9		8500-CL7			
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	Unit	
Clock cycle time	CL = 10	t _{CK} (10)	1.5	<1.875	-	-	ns
	CL = 9	t _{CK} (9)	1.5	<1.875	-	-	ns
	CL = 8	t _{CK} (8)	1.875	<2.5	-	-	ns
	CL = 7	t _{CK} (7)	1.875	<2.5	1.875	<2.5	ns
	CL = 6	t _{CK} (6)	2.5	3.3	2.5	3.3	ns
CK high-level width	t _{CH} (avg)	0.47	0.53	0.47	0.53	t _{CK}	
CK low-level width	t _{CL} (avg)	0.47	0.53	0.47	0.53	t _{CK}	
Data-out high-impedance window from CK/CK#	t _{HZ}	-	250	-	300	ps	
Data-out low-impedance window from CK/CK#	t _{LZ}	-500	250	-600	300	ps	
DQ and DM input setup time relative to DQS	t _{DS(Base)}	30	-	25	-	ps	
DQ and DM input hold time relative to DQS	t _{DH(Base)}	65	-	100	-	ps	
DQ and DM input setup time relative to DQS V _{REF} =1V/ns	t _{DS1V}	180	-	200	-	ps	
DQ and DM input hold time relative to DQS V _{REF} =1V/ns	t _{DH1V}	165	-	200	-	ps	
DQ and DM input pulse width (for each input)	t _{DIPW}	400	-	490	-	ps	
DQS, DQS# to DQ skew, per access	t _{DQSQ}	-	125	-	150	ps	
DQ-DQS hold, DQS to first DQ to go non-valid, per access	t _{QH}	0.38	-	0.38	-	t _{CK} (AVG)	
DQS input high pulse width	t _{DQSH}	0.45	0.55	0.45	0.55	t _{CK}	
DQS input low pulse width	t _{DQSL}	0.45	0.55	0.45	0.55	t _{CK}	
DQS, DQS# rising to/from CK, CK#	t _{DQSCK}	-255	255	-300	300	ps	
DQS, DQS# rising to/from CK, CK# when DLL disabled	t _{DQSCK} DLL DIS	1	10	1	10	ns	
DQS falling edge to CK rising - setup time	t _{DSS}	0.2	-	0.2	-	t _{CK}	
DQS falling edge from CK rising - hold time	t _{DSH}	0.2	-	0.2	-	t _{CK}	
DQS read preamble	t _{RPRE}	0.9	Note ¹	0.9	Note ¹	t _{CK}	
DQS read postamble	t _{RPST}	0.3	Note ²	0.3	Note ²	t _{CK}	
DQS write preamble	t _{WPRE}	0.9	-	0.9	-	t _{CK}	
DQS write postamble	t _{WPST}	0.3	-	0.3	-	t _{CK}	
Positive DQS latching edge to associated clock edge	t _{DQSS}	- 0.25	+ 0.25	- 0.25	+ 0.25	t _{CK}	
Address and control input pulse width (for each input)	t _{IPW}	620	-	780	-	ps	
CTRL, CMD, Addr setup to CK, CK#	t _{IS(Base)}	65	-	125	-	ps	
CTRL, CMD, Addr setup to CK, CK# V _{REF} @ 1V/ns	t _{IS(1V)}	240	-	300	-	ps	

¹ The maximum preamble is bound by t_{LZDQS} (MAX)

² The maximum postamble is bound by t_{HZDQS} (MAX)

DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

(0°C ≤ T_{CASE} ≤ + 85°C; V_{DDQ} = +1.5V ± 0.075V, V_{DD} = +1.5V ± 0.075V)

AC CHARACTERISTICS		10600-CL9		8500-CL7		Unit
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	
CTRL, CMD, Addr hold to CK,CK#	t _{IH(Base)}	140	-	200	-	ps
CTRL, CMD, Addr hold to CK,CK# V _{REF} @ 1V/ns	t _{IH(1V)}	240	-	300	-	ps
CAS# to CAS# command delay	t _{CCD}	4	-	4	-	t _{CK}
ACT to ACT (same bank) command period	t _{RC}	49.5	-	50.625	-	ns
ACT bank a to ACT bank b command	t _{RRD}	max 4nCK,10ns	-	max 4nCK,7.5ns	-	ns
ACT to READ or WRITE delay	t _{RCD}	13.5	-	13.125	-	ns
Four bank Activate period	t _{FAW}	1K Page size	30	-	37.5	-
		2K Page size	45	-	50	-
ACT to PRE command	t _{RAS}	36	70'200	37.5	70'200	ns
Internal READ to PRE command delay	t _{RTP}	max 4nCK,7.5ns	-	max 4nCK,7.5ns	-	ns
Write recovery time	t _{WR}	15	-	15	-	ns
Auto precharge write recovery + precharge time	t _{DAL}	t _{WR} + t _{RP} /t _{CK}	-	t _{WR} + t _{RP} /t _{CK}	-	ns
Internal WRITE to READ command delay	t _{WTR}	max 4nCK,7.5ns	-	max 4nCK,7.5ns	-	ns
PRE command period	t _{RP}	13.5	-	13.125	-	ns
LOAD MODE command cycle time	t _{MRD}	4	-	4	-	t _{CK}
REF to ACT or REF to REF command interval	t _{RFC}	260	70'200	260	70'200	ns
Average periodic refresh interval (0°C ≤ T _{CASE} ≤ 85 °C)	t _{REFI}	-	7.8	-	7.8	μs
(85°C ≤ T _{CASE} ≤ 95 °C)	t _{REFI(IT)}	-	3.9	-	3.9	μs
RTT turn-on from ODTL on reference	t _{AON}	-250	250	-300	300	ps
RTT turn-on from ODTL off reference	t _{AOFF}	0.3	0.7	0.3	0.7	t _{CK}
Asynchronous RTT turn-on delay (power Down with DLL off)	t _{AONPD}	2	8,5	2	8,5	ns
Asynchronous RTT turn-off delay (power Down with DLL off)	t _{AOFPD}	2	8,5	2	8,5	ns
RTT dynamic change skew	t _{ADC}	0.3	0.7	0.3	0.7	t _{CK}
Exit self refresh to commands not requiring a locked DLL	t _{XS}	max 5nCK,t _{RF} FC + 10ns	-	max 5nCK,t _{RF} FC + 10ns	-	ns
Write levelling setup from rising CK, CK# crossing to rising DQS, DQS# crossing	t _{WLS}	195	-	245	-	ps
Write levelling setup from rising DQS, DQS# crossing to rising CK, CK# crossing	t _{WLH}	195	-	245	-	ps
First DQS, DQS# rising edge	t _{WLMRD}	40	-	40	-	t _{CK}
DQS, DQS# delay	t _{WLDQSEN}	25	-	25	-	t _{CK}
Exit reset from CKE HIGH to a valid command	t _{XPR}	max 5nCK, t _{RFC} + 10ns	-	max 5nCK, t _{RFC} + 10ns	-	t _{CK}
Begin power supply ramp to power supplies stable	t _{VDDPR}	-	200	-	200	ms

DDR3 SDRAM COMPONENT ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Continued)

(0°C ≤ T_{CASE} ≤ + 85°C; V_{DDQ} = +1.5V ± 0.075V, V_{DD} = +1.5V ± 0.075V)


AC CHARACTERISTICS		10600-CL9		8500-CL7		
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	Unit
RESET# LOW to power supplies stable	t _{RPS}	-	200	-	200	ms
RESET# LOW to I/O and RTT High-Z	t _{IOz}	-	20	-	20	ns
Exit precharge power-down to any non-READ command	t _{XP}	max 3nCK, 6ns	-	max 3nCK, 7.5ns	-	t _{CK}
CKE minimum high/low time	t _{CKE}	max 3nCK, 5.625ns	-	max 3nCK, 5.625ns	-	t _{CK}

Register Specifications

Parameter	Symbol	Pins	MIN	MAX	Units
DV supply voltage	V _{DD}	-	1.425	1.575	V
DC reference voltage	V _{REF}	-	0.49 × V _{DD} - 20mV	0.51 × V _{DD} + 20mV	V
DC termination Voltage	V _{TT}	-	0.49 × V _{DD} - 20mV	0.51 × V _{DD} + 20mV	V
DC high-level input voltage	V _{IH(DC)}	Address, control, command	V _{REF} + 100	V _{DD} + 400	mV
DC low-level input voltage	V _{IL(DC)}	Address, control, command	-400	V _{REF} - 100	mV
AC high-level input voltage	V _{IH(AC)}	Address, control, command	V _{REF} + 175	V _{DD} + 400	mV
AC low-level input voltage	V _{IL(AC)}	Address, control, command	-400	V _{REF} - 175	mV
High-level output current	I _{OH}	Err_Out#	-	T.B.D	mA
Low-level output current	I _{OL}	Err_Out#	T.B.D	T.B.D	mA
High-level input voltage	V _{IH(CMOS)}	RESET#, MIRROR	0.65 × V _{DD}	V _{DD}	V
Low-level input voltage	V _{IL(CMOS)}	RESET#, MIRROR	0	.35 × V _{DD}	V
Differential input cross point voltage range	V _{IX(AC)}	CK, CK#, FBIN, FBIN#	0.5 × V _{DD} - 175mV	0.5 × V _{DD} + 175mV	V
Differential input voltage	V _{ID(AC)}	CK, CK#	350	T.B.D	mV

Notes: 1. Timing and switching specifications for the register listed above are critical for proper operation of the DDR3 SDRAM RDIMMs. These are meant to be a subset of the parameters for the specific device used on the module.

Temperature Sensor with Serial Presence-Detect EEPROM



Temperature Sensor with Serial Presence-Detect EEPROM Operating Conditions

Parameter / Condition	Symbol	MIN	MAX	Unit
Supply voltage	V _{DDSPD}	+3	+3.6	V
Supply current: V _{DD} = 3.3V	I _{DD}	-	+2.0	mA
Input high voltage: Logic 1; SCL, SDA	V _{IH}	+1.45	V _{DDSPD} + 1	V
Input low voltage: Logic 0; SCL, SDA	V _{IL}	-	550	mV
Output low voltage: I _{OUT} = 2.1mA	V _{OL}	-	400	mV
Input current	I _{IN}	-5.0	5.0	µA
Temperature sensing range		T.B.D	T.B.D	°C
Temperature sensor accuracy		T.B.D	T.B.D	°C

A.C. Characteristics of Temperature Sensor

$V_{CC} = 3.3\text{ V} \pm 10\%$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$

Symbol	Parameter / Condition	MIN	MAX	Unit
fSCL	SCL clock frequency	10	400	kHz
tBUF	Bus Free Time Between STOP and START	1300		ns
tF	SDA fall time		300	ns
tR	SDA rise time		300	ns
tHD:DAT	Data hold time (accepted for Input Data)	0		ns
	Data Hold Time (guaranteed for Output Data)	300	900	ns
tH:STA	Start condition hold time	600		ns
tHIGH	High Period of SCL	600		ns
tLOW	Low Period of SCL	1300		ns
tSU:DAT	Data setup time	100		ns
tSU:STA	Start condition setup time	600		ns
tSU:STO	Stop condition setup time	600		ns
tTIMEOUT	SMBus SCL Clock Low Timeout	25	35	ms
ti	Noise Pulse Filtered at SCL and SDA Inputs		100	ns
tWR	Write Cycle Time		5	ms
tPU	Power-up Delay to Valid Temperature Recording		100	ms

Temperature Characteristics of Temperature Sensor

$V_{CC} = 3.3\text{ V} \pm 10\%$, $T_A = -40^\circ\text{C}$ to $+125^\circ\text{C}$

Parameter	Test Conditions/Comments	MAX	Unit
Temperature Reading Error Class B, JC42.4 compliant	$+75^\circ\text{C} \leq T_A \leq +95^\circ\text{C}$, active range	± 1.0	$^\circ\text{C}$
	$+40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, monitor range	± 2.0	$^\circ\text{C}$
	$-40^\circ\text{C} \leq T_A \leq +125^\circ\text{C}$, sensing range	± 3.0	$^\circ\text{C}$
ADC Resolution		12	Bits
Temperature Resolution		0.0625	$^\circ\text{C}$
Conversion Time		100	Ms
Thermal Resistance ¹ θ_{JA}	Junction-to-Ambient (Still Air)	92	$^\circ\text{C/W}$

¹ Power Dissipation is defined as $P_J = (T_J - T_A)/\theta_{JA}$, where T_J is the junction temperature and T_A is the ambient temperature. The thermal resistance value refers to the case of a package being used on a standard 2-layer PCB.

Slave Address Bits of Temperature Sensor


Device	Device Type Identifier				Select Address Signals			R/W#
	b7 ¹	b6	b5	b4	b3	b2	b1	b0
EEPROM	1	0	1	0	A ₂	A ₁	A ₀	R/W#
Temp. Sensor	0	0	1	1	A ₂	A ₁	A ₀	R/W#

¹ The most significant bit, b7, is sent first.

Byte	Byte Description	10600-CL9	8500-CL7
0	CRC RANGE, EEPROM BYTES, BYTES USED	0x92	
1	SPD REVISION	0x12	
2	DRAM DEVICE TYPE	0x0B	
3	MODULE TYPE (FORM FACTOR)	0x01	
4	SDRAM DEVICE DENSITY & BANKS	0x04	
5	SDRAM DEVICE ROW & COLUMN COUNT	0x21	
6	BYTE 6 RESERVED	0x00	
7	MODULE RANKS & DEVICE DQ COUNT	0x09	
8	ECC TAG & MODULE MEMORY BUS WIDTH	0x0B	
9	FINE TIMEBASE DIVIDEND/DIVISOR	0x11	
10	MEDIUM TIMEBASE DIVIDEND	0x01	
11	MEDIUM TIMEBASE DIVISOR	0x08	
12	MIN SDRAM CYCLE TIME ($t_{CK\ MIN}$)	0x0C	0x0F
13	BYTE 13 RESERVED	0x00	
14	CAS LATENCIES SUPPORTED (CL4 => CL11)	0x3E	0x1E
15	CAS LATENCIES SUPPORTED (CL12 => CL18)	0x00	
16	MIN CAS LATENCY TIME ($t_{AA\ MIN}$)	0x69	
17	MIN WRITE RECOVERY TIME ($t_{WR\ MIN}$)	0x78	
18	MIN RAS# TO CAS# DELAY ($t_{RCD\ MIN}$)	0x69	
19	MIN ROW ACTIVE TO ROW ACTIVE DELAY ($t_{RRD\ MIN}$)	0x30	0x3C
20	MIN ROW PRECHARGE DELAY ($t_{RP\ MIN}$)	0x69	
21	UPPER NIBBLE FOR t_{RAS} & t_{RC}	0x11	
22	MIN ACTIVE TO PRECHARGE DELAY ($t_{RAS\ MIN}$)	0x20	0x2C
23	MIN ACTIVE TO ACTIVE/REFRESH DELAY ($t_{RC\ MIN}$)	0x89	0x95
24	MIN REFRESH RECOVERY DELAY ($t_{RFC\ MIN}$) LSB	0x20	
25	MIN REFRESH RECOVERY DELAY ($t_{RFC\ MIN}$) MSB	0x08	
26	MIN INTERNAL WRITE TO READ CMD DELAY ($t_{WTR\ MIN}$)	0x3C	
27	MIN INTERNAL READ TO PRECHARGE CMD DELAY ($t_{RTP\ MIN}$)	0x3C	
28	MIN FOUR ACTIVE WINDOW DELAY ($t_{FAW\ MIN}$) MSB	0x00	0x01
29	MIN FOUR ACTIVE WINDOW DELAY ($t_{FAW\ MIN}$) LSB	0xF0	0x2C
30	SDRAM DEVICE OUTPUT DRIVERS SUPPORTED	0x83	
31	SDRAM DEVICE THERMAL & REFRESH OPTIONS	0x01	

Byte	Byte Description	10600-CL9	8500-CL7
32	DDR3-MODULE THERMAL SENSOR		0x80
33-59	BYTES 33-59 RESERVED		0x00
60	MODULE HEIGHT (NOMINAL)		0x03
61	MODULE THICKNESS (MAX)		0x11
62	REFERENCE RAW CARD ID		0x0A
63	ADDRESS MAPPING EDGE CONECTOR TO DRAM		0x05
64	RDIMM THERMAL HEAT SPREADER SOLUTION		0x00
65	REGISTER MFR ID (LSB)		0x04
66	REGISTER MFR ID (MSB)		0xB3
67	REGISTER REVISION NUMBER		0x03
68	REGISTER TYPE		0x00
69	RC1 (MS NIBBLE) / RC0 (LS NIBBLE) - RESERVED		0x00
70	RC3 (MS NIBBLE) / RC2 (LS NIBBLE) - DRIVE STRENGTH, COMMAND/ADDRESS		0x50
71-116	BYTES 71-116 RESEVED		0x00
117	MODULE MFR ID (LSB)		0x83
118	MODULE MFR ID (MSB)		0xDA
119	MODULE MFR LOCATION ID		X
120	MODULE MFR YEAR		X
121	MODULE MFR WEEK		X
122-125	MODULE SERIAL NUMBER		X
126-127	CRC	0x688E	0xF319
128-145	MODULE PART NUMBER	"SGP08G72D1BD2SA-xx"	
146	MODULE DIE REV		X
147	MODULE PCB REV		X
148	DRAM DEVICE MFR ID (LSB)		0x80
149	DRAM DEVICE MFR (MSB)		0xCE
150-175	MFR RESERVED BYTES 150-175		0x00
176-255	CUSTOMER RESERVED BYTES 176-255		0xFF

Part Number Code



* optional / additional information

** T = thermal sensor

Revision History		
Revision	Changes	Date
0.9	Preliminary version	15.01.2014

Locations**Swissbit AG**

Industriestrasse 4
CH – 9552 Bronschhofen
Switzerland

Phone: +41 (0)71 913 03 03

Fax: +41 (0)71 913 03 15

Swissbit Germany GmbH

Wolfener Strasse 36
D – 12681 Berlin
Germany

Phone: +49 (0)30 93 69 54 – 0

Fax: +49 (0)30 93 69 54 – 55

Swissbit NA, Inc.

1117 E Plaza Drive Unit E Suites 105/205
Eagle, ID 83616
USA

Phone: +1 208 258-6254

Fax: +1 208 938-4525

Swissbit Japan, Inc.

3F Core Koenji,
2-1-24 Koenji-Kita, Suginami-Ku,
Tokyo 166-0002
Japan

Phone: +81 3 5356 3511

Fax: +81 3 5356 3512

CE Declaration of Conformity

We

Manufacturer: Swissbit AG
Industriestrasse 4
CH-9552 Bronschhofen
Switzerland

declare under our sole responsibility that the product

Product Type: 8GB DDR3 RDIMM
Brand Name: SWISSMEMORY™
Product Series: DDR3 RDIMM
Part Number: SGP08G72D1BD2SA-xxxRT

to which this declaration relates is in conformity with the following directives:

2002/96/EC Category 3 (WEEE)

following the provisions of Directive

Restriction of the use of certain hazardous substances 2011/65/EU

Swissbit AG, January 2014



Manuela Kögel
Head of Quality Management