



KERSEMI ELECTRONIC CO.,LTD.

**IRFZ34NSPBF  
IRFZ34NLPBF**

- Advanced Process Technology
- Surface Mount (IRFZ34NS)
- Low-profile through-hole (IRFZ34NL)
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Lead-Free

D<sup>2</sup>Pak




TO-262



### Description

The D<sup>2</sup>Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D<sup>2</sup>Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application. The through-hole version (IRFZ34NL) is available for low-profile applications.



### Absolute Maximum Ratings

	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑤	29	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ ⑤	20	
$I_{DM}$	Pulsed Drain Current ①⑤	100	
$P_D @ T_A = 25^\circ C$	Power Dissipation	3.8	W
$P_D @ T_C = 25^\circ C$	Power Dissipation	68	W
	Linear Derating Factor	0.45	W/C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy②⑤	130	mJ
$I_{AR}$	Avalanche Current①	16	A
$E_{AR}$	Repetitive Avalanche Energy①	5.6	mJ
$dv/dt$	Peak Diode Recovery $dv/dt$ ③⑤	5.0	V/ns
$T_J$	Operating Junction and	-55 to + 175	
$T_{STG}$	Storage Temperature Range	$^{\circ}C$	
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	


### Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case	—	2.2	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB mount) **	—	40	

**Electrical Characteristics @  $T_J = 25^\circ\text{C}$  (unless otherwise specified)**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	55	—	—	V	$V_{\text{GS}} = 0\text{V}$ , $I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}/\Delta T_J}$	Breakdown Voltage Temp. Coefficient	—	0.052	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}$ , $I_D = 1\text{mA}$ ③
$R_{\text{DS}(\text{ON})}$	Static Drain-to-Source On-Resistance	—	—	0.040	$\Omega$	$V_{\text{GS}} = 10\text{V}$ , $I_D = 16\text{A}$ ④
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	2.0	—	4.0	V	$V_{\text{DS}} = V_{\text{GS}}$ , $I_D = 250\mu\text{A}$
$g_{\text{fs}}$	Forward Transconductance	6.5	—	—	S	$V_{\text{DS}} = 25\text{V}$ , $I_D = 16\text{A}$
$I_{\text{DSS}}$	Drain-to-Source Leakage Current	—	25	—	$\mu\text{A}$	$V_{\text{DS}} = 55\text{V}$ , $V_{\text{GS}} = 0\text{V}$
						$V_{\text{DS}} = 44\text{V}$ , $V_{\text{GS}} = 0\text{V}$ , $T_J = 150^\circ\text{C}$
$I_{\text{GSS}}$	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{\text{GS}} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{\text{GS}} = -20\text{V}$
$Q_g$	Total Gate Charge	—	—	34	nC	$I_D = 16\text{A}$
$Q_{\text{gs}}$	Gate-to-Source Charge	—	—	6.8		$V_{\text{DS}} = 44\text{V}$
$Q_{\text{gd}}$	Gate-to-Drain ("Miller") Charge	—	—	14		$V_{\text{GS}} = 10\text{V}$ , See Fig. 6 and 13 ④⑤
$t_{\text{d}(\text{on})}$	Turn-On Delay Time	—	7.0	—	ns	$V_{\text{DD}} = 28\text{V}$
$t_r$	Rise Time	—	49	—		$I_D = 16\text{A}$
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time	—	31	—		$R_G = 18\Omega$
$t_f$	Fall Time	—	40	—		$R_D = 1.8\Omega$ , See Fig. 10 ④⑤
$L_S$	Internal Source Inductance	—	7.5	—	nH	Between lead, and center of die contact
$C_{\text{iss}}$	Input Capacitance	—	700	—	pF	$V_{\text{GS}} = 0\text{V}$
$C_{\text{oss}}$	Output Capacitance	—	240	—		$V_{\text{DS}} = 25\text{V}$
$C_{\text{rss}}$	Reverse Transfer Capacitance	—	100	—		$f = 1.0\text{MHz}$ , See Fig. 5 ⑤

**Source-Drain Ratings and Characteristics**

	Parameter	Min.	Typ.	Max.	Units	Conditions
$I_S$	Continuous Source Current (Body Diode)	—	—	29	A	MOSFET symbol showing the integral reverse p-n junction diode.
$I_{\text{SM}}$	Pulsed Source Current (Body Diode) ①	—	—	100		
$V_{\text{SD}}$	Diode Forward Voltage	—	—	1.6	V	$T_J = 25^\circ\text{C}$ , $I_S = 16\text{A}$ , $V_{\text{GS}} = 0\text{V}$ ④
$t_{\text{rr}}$	Reverse Recovery Time	—	57	86	ns	$T_J = 25^\circ\text{C}$ , $I_F = 16\text{A}$
$Q_{\text{rr}}$	Reverse Recovery Charge	—	130	200	nC	$dI/dt = 100\text{A}/\mu\text{s}$ ④⑤
$t_{\text{on}}$	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$ )				

**Notes:**


① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )

③  $I_{\text{SD}} \leq 16\text{ A}$ ,  $di/dt \leq 420\text{A}/\mu\text{s}$ ,  $V_{\text{DD}} \leq V_{(\text{BR})\text{DSS}}$ ,  $T_J \leq 175^\circ\text{C}$


②  $V_{\text{DD}} = 25\text{V}$ , starting  $T_J = 25^\circ\text{C}$ ,  $L = 610\mu\text{H}$   
 $R_G = 25\Omega$ ,  $I_{\text{AS}} = 16\text{A}$ . (See Figure 12)

④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .


⑤ Uses IRFZ34N data and test conditions




**Fig 1.** Typical Output Characteristics




**Fig 2.** Typical Output Characteristics




**Fig 3.** Typical Transfer Characteristics




**Fig 4.** Normalized On-Resistance  
Vs. Temperature




**Fig 5.** Typical Capacitance Vs.  
Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs.  
Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode  
Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs.  
Case Temperature




**Fig 10a.** Switching Time Test Circuit




**Fig 10b.** Switching Time Waveforms




**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




**Fig 12a.** Unclamped Inductive Test Circuit




**Fig 12b.** Unclamped Inductive Waveforms



**Fig 12c.** Maximum Avalanche Energy Vs. Drain Current





**Fig 13a.** Basic Gate Charge Waveform



**Fig 13b.** Gate Charge Test Circuit

### Peak Diode Recovery dv/dt Test Circuit



\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14. For N-Channel HEXFETS**



IRFZ34NS/LPBF

## D<sup>2</sup>Pak Package Outline

Dimensions are shown in millimeters (inches)



SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.06	4.83	.160	.190		
A1		0.127		.005		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	4	
b2	1.14	1.40	.045	.055		
c	0.43	0.63	.017	.025		
c1	0.38	0.74	.015	.029	4	
c2	1.14	1.40	.045	.055		
D	8.51	9.65	.335	.380	3	
D1	5.33		.210			
E	9.65	10.67	.380	.420		
E1	6.22		.245			
e	2.54	BSC		.100 BSC		
L	14.61	15.88	.575	.625		
L1	1.78	2.79	.070	.110		
L2			1.65	.065		
L3	1.27	1.78	.050	.070		
L4	0.25	BSC		.010 BSC		
m	17.78		.700			
m1	8.89		.350			
n	11.43		.450			
o	2.08		.082			
p	3.81		.150			
θ	90°		90°	93°		

### LEAD ASSIGNMENTS

HEXFET	IGBT <sub>1</sub> , C <sub>o</sub> PACK	DIODES
1 - GATE	1 - GATE	1 - ANODE *
2 - DRAIN	2 - COLLECTOR	2 - CATHODE
3 - SOURCE	3 - Emitter	3 - ANODE

\* PART DEPENDENT.

### NOTES:


1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [ .005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
4. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
5. CONTROLLING DIMENSION: INCH.




## D<sup>2</sup>Pak Part Marking Information

EXAMPLE: THIS IS AN IRF530S WITH  
LOT CODE 8024  
ASSEMBLED ON WW 02, 2000  
IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead-Free"



OR






IRFZ34NS/LPBF

## TO-262 Package Outline

Dimensions are shown in millimeters (inches)



S Y M B O L	DIMENSIONS				N O T E S	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.06	4.83	.160	.190		
A1	2.03	2.92	.080	.115		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	4	
b2	1.14	1.40	.045	.055		
c	0.38	0.63	.015	.025	4	
c1	1.14	1.40	.045	.055		
c2	0.43	.063	.017	.029		
D	8.51	9.65	.355	.380	3	
D1	5.33		.210			
E	9.65	10.67	.380	.420	3	
E1	6.22		.245			
e	2.54	BSC	.100	BSC		
L	13.46	14.09	.530	.555		
L1	3.56	3.71	.140	.146		
L2		1.65		.065		

### LEAD ASSIGNMENTS

HEXFET	IGBT
1 - GATE	1 - GATE
2 - DRAIN	2 - COLLECTOR
3 - SOURCE	3 - Emitter
4 - DRAIN	


- NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
  2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES]
  3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.
  4. DIMENSION b1 AND c1 APPLY TO BASE METAL ONLY.
  5. CONTROLLING DIMENSION: INCH.

## TO-262 Part Marking Information


EXAMPLE: THIS IS AN IRL3103L

LOT CODE 1789  
ASSEMBLED ON WW 19, 1997  
IN THE ASSEMBLY LINE "C"

Note: "P" in assembly line position indicates "Lead-Free"



OR





IRFZ34NS/LPBF

## D<sup>2</sup>Pak Tape & Reel Information

Dimensions are shown in millimeters (inches)

