8-bit Proprietary Microcontrollers

F²MC-8FX MB95110A Series

MB95116A/F118AS/F118AW/FV100A-101

■ DESCRIPTION


The MB95110A series is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

■ FEATURES

- F2MC-8FX CPU core
 - Instruction set that is optimum to the controllers
 - · Multiplication and division instructions
 - 16-bit arithmetic operation
 - · Bit test branch instruction
 - Bit manipulation instructions etc.
- Clock
 - · Main clock
 - · Main PLL clock
 - Subclock (for dual clock product)
 - Sub PLL clock (for dual clock product)

(Continued)

■ PACKAGES





- Timer
 - 8/16-bit compound timer × 2 channels
 - 8/16-bit PPG × 2 channels
 - 16-bit PPG
 - Timebase timer
 - Watch prescaler (for dual clock product)
- LIN-UART
 - Full duplex double buffer
 - · Clock asynchronous or synchronous serial transfer capable
- UART/SIO
 - · Clock asynchronous or synchronous serial transfer capable
- I2C*
 - Built-in wake-up function
- External interrupt
 - Interrupt by edge detection (rising, falling, or both edges can be selected)
 - Can be used to recover from low-power consumption modes.
- 10-bit A/D converter
 - 10-bit resolution
- Low-power consumption (standby mode)
 - Stop mode
 - Sleep mode
 - Watch mode (for dual clock product)
 - Timebase timer mode
- I/O port: Max 40
 - General-purpose I/O ports (Nch open drain) : 2 ports
 General-purpose I/O ports (CMOS) : 38 ports
- *: Purchase of Fujitsu I²C components conveys a license under the Philips I²C Patent Rights to use, these components in an I²C system provided that the system conforms to the I²C Standard Specification as defined by Philips.

■ PRODUCT LINEUP

Par	Part number ameter	MB95116A	MB95F118AS	MB95F118AW	MB95FV100A-101		
Тур	е	MASK product	FLASH product EVA produ				
RO	M capacity	32 Kbytes	60 Kbytes				
RAI	M capacity	1 Kbytes	2 Kb	oytes	3.75 Kbytes		
Res	set output		N	lo			
Opt	ion	Selectable single/dual -system*²	Single-system	Dual-system	Selectable single/dual -system*1		
CPI	J functions	Instruction bit length Instruction length Data bit length	Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum instruction execution time : 0.1 µs (at internal 10 MHz)				
	Ports (Max 40 ports)	General-purpose I/O port (Nch open drain) : 2 ports General-purpose I/O port (CMOS) : 38 ports					
	Timebase timer	Interrupt cycle: 0.5 ms, 2.05 ms, 8.2 ms, 32.8 ms (at main oscillation clock 4 MHz)					
	Watchdog timer	Reset generated cycle At main oscillation clock 10 MHz At sub oscillation clock 32.768 kHz (for dual clock product): Minimum 250 ms					
	Wild register	Capable of replacing 3 bytes of data					
ıctions	I ² C bus	Master/slave sending and receiving Bus error function and arbitration function Detecting transmitting direction function Start condition repeated generation and detection functions Built-in wake-up function					
Peripheral functions	UART/SIO	Data transfer capable in UART/SIO Full duplex double buffer, variable data length (5/6/7/8-bit), built-in baud rate generator Transfer rate: 2400 bps to 125000 bps (at machine clock 10 MHz) NRZ type transfer format, error detected function LSB-first or MSB-first can be selected. Clock synchronous (SIO) or clock asynchronous (UART) data transfer capable					
	LIN-UART	Dedicated reload timer allowing a wide range of communication speeds to be set. Capable of data transfer synchronous or asynchronous to clock signal. LIN functions available as the LIN master or LIN slave.					
	A/D converter (8 channels)	8-bit or 10-bit resolut	ion can be selected.				
	8/16-bit compound timer (2 channels)	Each channel of the timer can be used as "8-bit timer × 2 channels" or "16-bit ti 1 channel". Built-in timer function, PWC function, PWM function, capture function and squawaveform output Count clock: 7 internal clocks and external clock can be selected.					

Par	Part number ameter	MB95116A	MB95F118AS	MB95F118AW	MB95FV100A-101		
	16-bit PPG	Counter operating cl	WMM mode or one-shot mode can be selected. Counter operating clock: Eight selectable clock sources Support for external trigger start				
Peripheral functions	8/16-bit PPG (2 channels)	Each channel of the PPG can be used as "8-bit PPG \times 2 channels" or "16-bit PPG \times 1 channel". Counter operating clock : Eight selectable clock sources					
pheral	Watch counter (for dual clock product)	Count clock: Four selectable clock sources (125ms, 250ms, 500ms, or 1s) Counter value can be set from 0 to 63. (Capable of counting for 1 minute)					
Peri	Watch prescaler (for dual clock product)	Four selectable interval times (125 ms, 250 ms, 500 ms, or 1 s))		
	External interrupt (8 channels)	Interrupt by edge detection (rising, falling, or both edges can be selected) Can be used to recover from standby modes.					
Sta	ndby mode	Sleep, stop, watch, and timebase timer					

^{*1 :} Change by the switch on MCU board.

 $^{^{*}2}$: Specify clock mode when ordering MASK ROM.

■ SELECT OF OSCILLATION STABILIZATION WAIT TIME (MASK PRODUCT ONLY)

For the MASK product, you can set the mask option when ordering MASK ROM to select the initial value of main clock oscillation stabilization wait time from among the following four values.

Note that the EVA and FLASH products are fixed their initial value of main clock oscillation stabilization wait time at the maximum value.

Selection of oscillation stabilization wait time	Remarks
(2 ² – 2) /Fcн	0.5 μs (at main oscillation clock 4 MHz)
(2 ¹² – 2) /Fcн	Approx. 1.02 ms (at main oscillation clock 4 MHz)
(2 ¹³ – 2) /Fcн	Approx. 2.05 ms (at main oscillation clock 4 MHz)
(2 ¹⁴ – 2) /Fcн	Approx. 4.10 ms (at main oscillation clock 4 MHz)

■ PACKAGES AND CORRESPONDING PRODUCTS

Part number Package	MB95116A	MB95F118AS	MB95F118AW	MB95FV100A-101
LCC-48P-M09	0	0	0	×
FPT-48P-M26	0	0	0	×
BGA-224P-M08	×	×	×	0

 $\bigcirc \ : \mathsf{Available} \\ \times \ : \mathsf{Unavailable}$

■ DIFFERENCES AMONG PRODUCTS AND NOTES ON SELECTING PRODUCTS

• Notes on Using EVA Products

The EVA product has not only the functions of the MB95110A series but also those of other products to support software development for multiple series and products of F²MC-8FX family. The I/O addresses for peripheral resources not used by the MB95110A series are therefore access-barred. Read/write access to these access-barred addresses may cause peripheral resources supposed to be unused to operate, resulting in unexpected malfunctions of hardware or software.

Take particular care not to use word, long word, or similar access to read or write odd numbered bytes in the prohibited areas.

Note that the values read from barred addresses are different between the EVA product and the FLASH or MASK product. Therefore, the data must not be used for software processing.

The EVA product does not support the functions of some bits in single-byte registers. Read/write access to these bits does not cause hardware malfunctions. Since the EVA, FLASH, and MASK products are designed to behave completely the same way in terms of hardware and software, you do not have to pay special attention to specific products.

• Difference of Memory Spaces

If the amount of memory on the EVA product is different from that of the FLASH or MASK product, carefully check the difference in the amount of memory from the product to be actually used when developing software.

Current Consumption

- The current consumption of FLASH product is typically greater than for MASK product.
- For details of current consumption, refer to "■ ELECTRICAL CHARACTERISTICS".

Package

For details of information on each package, see "■ PACKAGE DIMENSIONS".

Operating voltage


The operating voltage are different among the EVA, FLASH and MASK products.


For details of operating voltage, refer to "■ ELECTRICAL CHARACTERISTICS"

• Difference between RST and MOD pins

The RST and MOD pins are hysteresis inputs on the MASK product. A pull-down resistor is provided for the MOD pin of the MASK product.

■ PIN ASSIGNMENTS






■ PIN DESCRIPTION

Pin no.	Pin name	Circuit type	Description	
1	P65/SCK	К	General-purpose I/O port. The pin is shared with LIN-UART clock I/O.	
2	P66/SOT	K	General-purpose I/O port. The pin is shared with LIN-UART data output.	
3	P67/SIN	L	General-purpose I/O port. The pin is shared with LIN-UART data input.	
4	P37/AN07			
5	P36/AN06			
6	P35/AN05			
7	P34/AN04	,	General-purpose I/O port.	
8	P33/AN03	J	The pins are shared with A/D analog input.	
9	P32/AN02			
10	P31/AN01			
11	P30/AN00			
12	AVss	_	A/D power supply pin (GND)	
13	AVcc	_	A/D power supply pin	
14	P24/EC0		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch0 clock input.	
15	P23/TO01	General-purpose I/O port.	General-purpose I/O port.	
16	P22/TO00	Н	The pins are shared with 8/16-bit compound timer ch0 output.	
17	P21/PPG01		General-purpose I/O port.	
18	P20/PPG00		The pins are shared with 8/16-bit PPG ch0 output.	
19	P51/SDA0		General-purpose I/O port. The pin is shared with I ² C ch0 data I/O.	
20	P50/SCL0	l l	General-purpose I/O port. The pin is shared with I ² C ch0 clock I/O.	
21	MOD	В	Operating mode designation pin	
22	X0	۸	Crystal appillation nin	
23	X1	Α	Crystal oscillation pin	
24	Vss		Power supply pin (GND)	
25	Vcc	_	Power supply pin	
26	PG0	Н	General-purpose I/O port.	
27	PG2/X1A	H/A	Single-system product is general-purpose port. Dual-system product is Crystal oscillation pin (32 kHz).	
28	PG1/X0A	II/A		
29	RST	B'	Reset pin	

Pin no.	Pin name	Circuit type	Description	
30	P00/INT00			
31	P01/INT01			
32	P02/INT02			
33	P03/INT03		General-purpose I/O port.	
34	P04/INT04	С	The pins are shared with external interrupt input. Large current port.	
35	P05/INT05			
36	P06/INT06			
37	P07/INT07			
38	P10/UI0	G	General-purpose I/O port. The pin is shared with UART/SIO ch0 data input.	
39	P11/UO0		General-purpose I/O port. The pin is shared with UART/SIO ch0 data output.	
40	P12/UCK0		General-purpose I/O port. The pin is shared with UART/SIO ch0 clock I/O.	
41	P13/TRG0/ ADTG	н	General-purpose I/O port. The pin is shared with 16-bit PPG ch0 trigger input (TRG0) and A/D trigger input (ADTG).	
42	P14/PPG0		General-purpose I/O port. The pin is shared with 16-bit PPG ch0 output.	
43	P15		General-purpose I/O port.	
44	P60/PPG10		General-purpose I/O port.	
45	P61/PPG11		The pins are shared with 8/16-bit PPG ch1 output.	
46	P62/TO10	К	General-purpose I/O port.	
47	P63/TO11		The pins are shared with 8/16-bit compound timer ch1 output.	
48	P64/EC1		General-purpose I/O port. The pin is shared with 8/16-bit compound timer ch1 clock input.	

■ I/O CIRCUIT TYPE

Туре	Circuit	Remarks
А	X1 (X1A) X0 (X0A) Standby control	 Oscillation circuit High-speed side Feedback resistance value : approx. 1 MΩ Low-speed side Feedback resistance : approx. 24 MΩ (EVA product : approx. 10 MΩ) Dumping resistance : approx. 144 kΩ (EVA product : without dumping resistance)
В	R R	 Only for input Hysteresis input only for MASK product With pull-down resistor only for MASK product
B'		Hysteresis input only for MASK product
С	Standby control External interrupt enable	CMOS output Hysteresis input
G	Pull-up control Nch Standby control	CMOS output CMOS input Hysteresis input With pull-up control



■ HANDLING DEVICES

Preventing Latchup

Care must be taken to ensure that maximum voltage ratings are not exceeded when it is used.

Latchup may occur on CMOS ICs if voltage higher than V_{CC} or lower than V_{SS} is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between V_{CC} and V_{SS} .

When latchup occurs, power supply current increases rapidly and might thermally damage elements.

Also, take care to prevent the analog power supply voltage (AVcc) and analog input voltage from exceeding the digital power supply voltage (Vcc) when the analog system power supply is turned on or off.

Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50 Hz to 60 Hz) not to exceed 10% of the Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

• Treatment of Unused Input Pin

An unused input pin may cause a malfunction if it is left open. It should be connected to a pull-up or pull-down resistor.

• Treatment of Power Supply Pins on A/D Converter

Connect to be AVcc = Vcc and AVss = Vss even if the A/D converter is not in use.

• Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

Precaution against Noise to the External Reset Pin (RST)

An input of a reset pulse below the specified level to the external reset pin (\overline{RST}) may cause malfunctions. Be sure not to allow an input of a reset pulse below the specified level to the external reset pin (\overline{RST}) .

■ PROGRAMMING FLASH MICROCONTROLLERS USING PARALLEL PROGRAMMER

Supported Parallel Programmers and Adapters

The following table lists supported parallel programmers and adapters.

Package	Applicable adapter model	Parallel programmers
FPT-48P-M26	TEF110-108F37AP	AF9708 (Ver 02.35G or more)
LCC-48P-M09	TEF100-108F41AP	AF9709/B (Ver 02.35G or more) AF9723+AF9834 (Ver 02.08E or more)

Notes: • Set all of the J1 to J3 switches on the adapter to "95F108".

• For information on applicable adapter models and parallel programmers, contact the following: Flash Support Group, Inc. TEL: 053-428-8380

• Sector Configuration

The individual sectors of flash memory correspond to addresses used for CPU access and programming by the parallel programmer as follows:

Flash memory	CPU address	Writer address*		
SA1 (4 Kbytes)	1000н	71000 _H	1	_
	<u>1</u> FFFн	71FFFн	¥	
SA2 (4 Kbytes)	2000н	72000H	Lower bank	
0/12 (1/18)(00)	<u>2</u> FF <u>F</u> н	72FFFн)we	
SA3 (4 Kbytes)	3000н	73000 _H	12	7
	3FFFн	73FFFн		
SA4 (16 Kbytes)	4000н	74000н		_
	<u>7FFF+</u>	7 <u>7FFF+</u>		
SA5 (16 Kbytes)	8000н	78000н		
	<u>В</u> FF _{Fн}	7BFFF _H		
SA6 (4 Kbytes)	С000н	7С000н	AC X	
	<u>С</u> FF _H	7 <u>CFFF</u> +	g	
SA7 (4 Kbytes)	D 000н	7D000н	Upper bank	
	<u>DF</u> F <u>F</u> н	7DFFFн		
SA8 (4 Kbytes)	Е000н			
	<u>_ EFFF</u> H	7 <u>EFFF</u> +		
SA9 (4 Kbytes)	F000н	7F000H		7
	<u>FFFF</u> +	7 <u>F</u> FFF _H		


^{*:} Programmer addresses are equivalent to CPU addresses, used when the parallel programmer programs data into flash memory.

These programmer addresses are used for the parallel programmer to program or erase data in flash memory.

Programming Method

- 1) Set the type code of the parallel programmer to 17226.
- 2) Load program data to programmer addresses 71000H to 7FFFFH.
- 3) Programmed by parallel programmer


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory space

Memory space of the MB95110A series is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95110A series shown in below.



2. Register

The MB95110A series has two types of registers; dedicated registers in the CPU and general-purpose registers in the memory. The dedicated registers are as follows:

Program counter (PC) : A 16-bit register to indicate locations where instructions are stored.

Accumulator (A) : A 16-bit register for temporary storage of arithmetic operations. In the case of

an 8-bit data processing instruction, the lower one byte is used.

Temporary accumulator (T): A 16-bit register which performs arithmetic operations with the accumulator.


In the case of an 8-bit data processing instruction, the lower one byte is used.

Index register (IX) : A 16-bit register for index modification


Extra pointer (EP) : A 16-bit pointer to point to a memory address. Stack pointer (SP) : A 16-bit register to indicate a stack area.

Program status (PS) : A 16-bit register for storing a register bank pointer, a direct bank pointer, and


a condition code register



The PS can further be divided into higher 8 bits for use as a register bank pointer (RP) and a direct bank pointer (DP) and the lower 8 bits for use as a condition code register (CCR). (See the diagram below.)



The RP indicates the address of the register bank currently being used. The relationship between the content of RP and the real address conforms to the conversion rule illustrated below:



The DP specifies the area for mapping instructions (16 different instructions such as MOV A, dir) using direct addresses to 0080H to 00FFH.

Direct bank pointer (DP2 to DP0)	Specified address area	Mapping area
Don't care	0000н to 007Fн	0000н to 007Fн (without mapping)
000в (initial value)		0080н to 00FFн (without mapping)
001в	0080н to 00FFн	0100н to 017Fн
010в		0180н to 01FFн
011в		0200н to 027Fн
100в	— 0000H tO 00FFH	0280н to 02FFн
101в		0300н to 037Fн
110в		0380н to 03FFн
111в		0400н to 047Fн

The CCR consists of the bits indicating arithmetic operation results or transfer data contents and the bits that control CPU operations at interrupt.

: Set to "1" when a carry or a borrow from bit 3 to bit 4 occurs as a result of an arithmetic operation. H flag Cleared to "0" otherwise. This flag is for decimal adjustment instructions.

I flag : Interrupt is enabled when this flag is set to "1". Interrupt is disabled when this flag is set to "0".

The flag is set to "0" when reset.

IL1, IL0 : Indicates the level of the interrupt currently enabled. Processes an interrupt only if its request level

is higher than the value indicated by this bit.

IL1	IL0	Interrupt level	Priority
0	0	0	High
0	1	1	↑
1	0	2	_
1	1	3	Low = no interruption

N flag : Set to "1" if the MSB is set to "1" as the result of an arithmetic operation. Cleared to "0" when the

Z flag : Set to "1" when an arithmetic operation results in 0. Cleared to "0" otherwise.

: Set to "1" if the complement on 2 overflows as a result of an arithmetic operation. Cleared to "0"


: Set to "1" when a carry or a borrow from bit 7 occurs as a result of an arithmetic operation. Cleared C flag

to "0" otherwise. Set to the shift-out value in the case of a shift instruction.

The following general-purpose registers are provided:

General-purpose registers: 8-bit data storage registers

The general-purpose registers are 8 bits and located in the register banks on the memory. One bank contains eight registers. Up to a total of 32 banks can be used on the MB95110A series. The bank currently in use is indicated by the register bank pointer (RP).



■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register		0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(Vacancy)		_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	111111111
0006н	PLLC	PLL control register	R/W	0000000в
0007н	SYCC	System clock control register	R/W	1010Х011в
0008н	STBC	Standby control register	R/W	0000000в
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	0000000в
000Дн	_	(Vacancy)	_	_
000Ен	PDR2	Port 2 data register	R/W	0000000В
000Fн	DDR2	Port 2 direction register	R/W	0000000в
0010н	PDR3	Port 3 data register	R/W	0000000В
0011н	DDR3	Port 3 direction register	R/W	0000000в
0012н		(Managara)		
0013н	_	(Vacancy)	_	_
0014н	PDR5	Port 5 data register	R/W	0000000в
0015н	DDR5	Port 5 direction register	R/W	0000000в
0016н	PDR6	Port 6 data register	R/W	0000000в
0017н	DDR6	Port 6 direction register	R/W	0000000в
0018н to 0029н	_	(Vacancy)	_	_
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	_	(Vacancy)	_	_
002Dн	PUL1	Port 1 pull-up register	R/W	0000000в
002Ен	PUL2	Port 2 pull-up register	R/W	0000000в
002Fн	PUL3	Port 3 pull-up register	R/W	0000000в
0030н to 0034н		(Vacancy)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0035н	PULG	Port G pull-up register	R/W	0000000В
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch0	R/W	0000000В
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch0	R/W	0000000В
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch1	R/W	00000000в
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch1	R/W	00000000в
003Ан	PC01	8/16-bit PPG1 control register ch0	R/W	0000000в
003Вн	PC00	8/16-bit PPG0 control register ch0	R/W	00000000в
003Сн	PC11	8/16-bit PPG1 control register ch1	R/W	0000000В
003Dн	PC10	8/16-bit PPG0 control register ch1	R/W	00000000в
003Ен to 0041н	_	(Vacancy)	_	_
0042н	PCNTH0	16-bit PPG status control register (Upper byte) ch0	R/W	0000000в
0043н	PCNTL0	16-bit PPG status control register (Lower byte) ch0	R/W	0000000в
0044н to 0047н	_	(Vacancy)	_	_
0048н	EIC00	External interrupt circuit control register ch0/1	R/W	0000000В
0049н	EIC10	External interrupt circuit control register ch2/3	R/W	00000000В
004Ан	EIC20	External interrupt circuit control register ch4/5	R/W	0000000В
004Вн	EIC30	External interrupt circuit control register ch6/7	R/W	0000000В
004Сн to 004Fн	_	(Vacancy)	_	_
0050н	SCR	LIN-UART serial control register	R/W	0000000В
0051н	SMR	LIN-UART serial mode register	R/W	0000000В
0052н	SSR	LIN-UART serial status register	R/W	00001000в
0053н	RDR/TDR	LIN-UART reception/transmission data register	R/W	00000000в
0054н	ESCR	LIN-UART extended status control register	R/W	00000100в
0055н	ECCR	LIN-UART extended communication control register	R/W	000000XXB
0056н	SMC10	UART/SIO serial mode control register 1 ch0	R/W	0000000В
0057н	SMC20	UART/SIO serial mode control register 2 ch0	R/W	00100000в
0058н	SSR0	UART/SIO serial status register ch0	R/W	0000001в
0059н	TDR0	UART/SIO serial output data register ch0	R/W	0000000В
005Ан	RDR0	UART/SIO serial input data register ch0	R	0000000В
005Вн to 005Fн	_	(Vacancy)	_	_

Address	Register abbreviation	Register name	R/W	Initial value
0060н	IBCR00	I ² C bus control register 0 ch0	R/W	0000000В
0061н	IBCR10	I ² C bus control register 1 ch0	R/W	0000000В
0062н	IBSR0	I ² C bus status register ch0	R	0000000В
0063н	IDDR0	I ² C data register ch0	R/W	0000000В
0064н	IAAR0	I ² C address register ch0	R/W	0000000В
0065н	ICCR0	I ² C clock control register ch0	R/W	0000000В
0066н to 006Вн	_	(Vacancy)	_	_
006Сн	ADC1	A/D control register 1	R/W	00000000В
006Dн	ADC2	A/D control register 2	R/W	00000000В
006Ен	ADDH	A/D data register (Upper byte)	R/W	00000000В
006Fн	ADDL	A/D data register (Lower byte)	R/W	00000000в
0070н	WCSR	Watch counter status register	R/W	00000000В
0071н	_	(Vacancy)		_
0072н	FSR	Flash memory status register	R/W	000X0000B
0073н	SWRE0	Flash memory sector writing control register 0	R/W	00000000В
0074н	SWRE1	Flash memory sector writing control register 1	R/W	00000000В
0075н	_	(Vacancy)	_	_
0076н	WREN	Wild register address compare enable register	R/W	00000000В
0077н	WROR	Wild register data test setting register	R/W	00000000В
0078н	_	(Mirror of register bank pointer (RP) and direct bank pointer (DP))	_	_
0079н	ILR0	Interrupt level setting register 0	R/W	11111111в
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	11111111В
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111В
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
007Ен	ILR5	Interrupt level setting register 5	R/W	11111111В
007Fн	_	(Vacancy)		_
0F80н	WRARH0	Wild register address setting register (Upper byte) ch0	R/W	00000000В
0F81н	WRARL0	Wild register address setting register (Lower byte) ch0	R/W	00000000В
0F82н	WRDR0	Wild register data setting register ch0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (Upper byte) ch1	R/W	0000000В
0F84н	WRARL1	Wild register address setting register (Lower byte) ch1	R/W	0000000
0F85н	WRDR1	Wild register data setting register ch1	R/W	0000000В

Address	Register abbreviation	Register name	R/W	Initial value
0F86н	WRARH2	Wild register address setting register (Upper byte) ch2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (Lower byte) ch2	R/W	0000000В
0F88н	WRDR2	Wild register data setting register ch2	R/W	0000000в
0F89н to 0F91н	_	(Vacancy)	_	_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch0	R/W	0000000В
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch0	R/W	0000000В
0F94н	T01DR	8/16-bit compound timer 01 data register ch0	R/W	0000000в
0F95н	T00DR	8/16-bit compound timer 00 data register ch0	R/W	0000000в
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch0	R/W	00000000в
0F97н	T11CR0	8/16-bit compound timer 11 control status register 0 ch1	R/W	0000000в
0F98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch1	R/W	0000000В
0F99н	T11DR	8/16-bit compound timer 11 data register ch1	R/W	0000000в
0F9Aн	T10DR	8/16-bit compound timer 10 data register ch1	R/W	0000000в
0F9Вн	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch1	R/W	0000000В
0F9Cн	PPS01	8/16-bit PPG1 cycle setting buffer register ch0	R/W	11111111В
0F9Dн	PPS00	8/16-bit PPG0 cycle setting buffer register ch0	R/W	111111111
0F9Eн	PDS01	8/16-bit PPG1 duty setting buffer register ch0	R/W	111111111
0F9Fн	PDS00	8/16-bit PPG0 duty setting buffer register ch0	R/W	11111111в
0FА0н	PPS11	8/16-bit PPG1 cycle setting buffer register ch1	R/W	11111111в
0FA1н	PPS10	8/16-bit PPG0 cycle setting buffer register ch1	R/W	11111111в
0FA2н	PDS11	8/16-bit PPG1 duty setting buffer register ch1	R/W	11111111в
0 FA3н	PDS10	8/16-bit PPG0 duty setting buffer register ch1	R/W	111111111
0FA4н	PPGS	8/16-bit PPG starting register	R/W	0000000в
0FA5н	REVC	8/16-bit PPG output inversion register	R/W	0000000в
0FA6н to 0FA9н	_	(Vacancy)	_	_
0ГААн	PDCRH0	16-bit PPG down counter register (Upper byte) ch0	R	00000000в
0ГАВн	PDCRL0	16-bit PPG down counter register (Lower byte) ch0	R	00000000в
0FАСн	PCSRH0	16-bit PPG cycle setting buffer register (Upper byte) ch0	R/W	111111111
0FADн	PCSRL0	16-bit PPG cycle setting buffer register (Lower byte) ch0	R/W	111111111
0ГАЕн	PDUTH0	16-bit PPG duty setting buffer register (Upper byte) ch0	R/W	111111111
0FAFн	PDUTL0	16-bit PPG duty setting buffer register (Lower byte) ch0	R/W	11111111 _B

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0FB0н to 0FBBн	_	(Vacancy)	_	_
0FBCн	BGR1	LIN-UART baud rate generator register 1	R/W	0000000В
0FBDн	BGR0	LIN-UART baud rate generator register 0	R/W	0000000В
0FBЕн	PSSR0	UART/SIO prescaler selection register ch0	R/W	0000000В
0FBFн	BRSR0	UART/SIO baud rate setting register ch0	R/W	0000000В
0FC0н to 0FC2н	_	(Vacancy)	_	_
0FС3н	AIDRL	A/D input disable register (Lower byte)	R/W	0000000В
0FC4н to 0FE2н	_	(Vacancy)	_	_
0FE3н	WCDR	Watch counter data register	R/W	00111111в
0FE4н to 0FEDн	_	(Vacancy)	_	_
0FEEн	ILSR	Input level select register	R/W	0000000В
0FEFн	WICR	Interrupt pin control register	R/W	01000000в
0FF0н to 0FFFн	_	(Vacancy)	_	_

• Read/write access symbols

R/W : Readable and Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is undefined.

■ INTERRUPT SOURCE TABLE

	Interrupt	Vector tab	le address	Bit name of	Same level	
Interrupt source	request	Upper	Lower	interrupt level setting register	priority order (at simultaneous occurrence)	
External interrupt ch0	IRQ0	FFFA _H	FFFB⊦	L00 [1 : 0]	High	
External interrupt ch4	INQU	FFFAH	FFFDH	L00 [1 . 0]		
External interrupt ch1	IRQ1	FFF8 _H	FFF9⊦	1.04.[4 + 0]] 🛕	
External interrupt ch5	IKQI	ГГГОН	FFF9H	L01 [1 : 0]	1	
External interrupt ch2	IDO2	ГГГ6	FFF7 _H	1.02.[40]]	
External interrupt ch6	IRQ2	FFF6 _H	FFF/H	L02 [1 : 0]		
External interrupt ch3	IDO2	FFF4	FFFF	1.02.14 . 01]	
External interrupt ch7	IRQ3	FFF4 _H	FFF5⊦	L03 [1 : 0]		
UART/SIO ch0	IRQ4	FFF2 _H	FFF3 _H	L04 [1:0]	1	
8/16-bit compound timer ch0 (Lower)	IRQ5	FFF0 _H	FFF1 _H	L05 [1 : 0]		
8/16-bit compound timer ch0 (Upper)	IRQ6	FFEE _H	FFEF _H	L06 [1 : 0]		
LIN-UART (reception)	IRQ7	FFECH	FFED⊦	L07 [1:0]	1	
LIN-UART (transmission)	IRQ8	FFEA _H	FFEBH	L08 [1:0]	1	
8/16-bit PPG ch1 (Lower)	IRQ9	FFE8 _H	FFE9 _H	L09 [1:0]	1	
8/16-bit PPG ch1 (Upper)	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	1	
(Unused)	IRQ11	FFE4 _H	FFE5 _H	L11 [1 : 0]]	
8/16-bit PPG ch0 (Upper)	IRQ12	FFE2 _H	FFE3 _H	L12 [1 : 0]]	
8/16-bit PPG ch0 (Lower)	IRQ13	FFE0 _H	FFE1 _H	L13 [1 : 0]]	
8/16-bit compound timer ch1 (Upper)	IRQ14	FFDE _H	FFDF _H	L14 [1 : 0]		
16-bit PPG ch0	IRQ15	FFDСн	FFDD⊦	L15 [1 : 0]		
I ² C ch0	IRQ16	FFDАн	FFDB⊦	L16 [1:0]		
(Unused)	IRQ17	FFD8 _H	FFD9⊦	L17 [1:0]	1	
10-bit A/D converter	IRQ18	FFD6н	FFD7 _H	L18 [1:0]		
Timebase timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1 : 0]]	
Watch prescaler/counter	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]]	
(Unused)	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]]	
8/16-bit compound timer ch1 (Lower)	IRQ22	FFCEH	FFCF _H	L22 [1 : 0]		
FLASH	IRQ23	FFCCH	FFCDH	L23 [1:0]	Low	


■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Symbol	Rat	ting	Unit	Remarks		
raiailletei	Symbol	Min	Max	Oilit	Kemarks		
Power supply voltage*1	Vcc, AVcc	Vss - 0.3	Vss + 4.0	V	*2		
	AVR	Vss - 0.3	Vss + 4.0		*2 MB95FV100A-101 only		
Input voltage*1	Vıı	Vss - 0.3	Vss + 4.0	V	Other than P50, P51*3		
input voltage	V ₁₂	Vss - 0.3	Vss + 6.0	V	P50, P51		
Output voltage*1	Vo	Vss - 0.3	Vss + 4.0	V	*3		
Maximum clamp current	I CLAMP	- 2.0	+ 2.0	mA	Applicable to pins*4		
Total maximum clamp current	Σ ICLAMP		20	mA	Applicable to pins*4		
"L" level maximum	l _{OL1}		15	mA	Other than P00 to P07		
output current	l _{OL2}		15	IIIA	P00 to P07		
"L" level average current	lolav1		4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)		
L level average current	lolav2	_	12	ma	P00 to P07 Average output current = operating current × operating ratio (1 pin)		
"L" level total maximum output current	ΣΙοι	_	100	mA			
"L" level total average output current	Σ lolav	_	50	mA	Total average output current = operating current × operating ratio (total of pins)		
"H" level maximum	І он1		– 15	mA	Other than P00 to P07		
output current	10н2		– 15	IIIA	P00 to P07		
"H" level average current	IOHAV1		- 4	mA	Other than P00 to P07 Average output current = operating current × operating ratio (1 pin)		
Ti level average current	lohav2		- 8	1117	P00 to P07 Average output current = operating current × operating ratio (1 pin)		
"H" level total maximum output current	ΣІон	_	- 100	mA			
"H" level total average output current	ΣΙοнαν	_	- 50	mA	Total average output current = operating current × operating ratio (total of pins)		
Power consumption	Pd		320	mW			
Operating temperature	TA	- 40	+ 85	°C	Other than MB95FV100A-101		
Storage temperature	Tstg	- 55	+ 150	°C			

(Continued)

- *1 : The parameter is based on AVcc = Vss = 0.0 V.
- *2: Apply equal potential to AVcc and Vcc. AVR should not exceed AVcc + 0.3 V.
- *3: V_{I1} and V₀ should not exceed V_{CC} + 0.3 V. V_{I1} must not exceed the rating voltage. However, if the maximum current to/from an input is limited by some means with external components, the I_{CLAMP} rating supersedes the V_{I1} rating.
- *4: Applicable to pins: P00 to P07, P10 to P15, P20 to P24, P30 to P37, PG0
 - Use within recommended operating conditions.
 - Use at DC voltage (current).
 - The + B signal should always be applied a limiting resistance placed between the + B signal and the microcontroller.
 - The value of the limiting resistance should be set so that when the + B signal is applied the input current to the microcontroller pin does not exceed rated values, either instantaneously or for prolonged periods.
 - Note that when the microcontroller drive current is low, such as in the power saving modes, the +B input
 potential may pass through the protective diode and increase the potential at the VCC pin, and this may
 affect other devices.
 - Note that if the + B signal is inputted when the microcontroller power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
 - Note that if the + B input is applied during power-on, the power supply is provided from the pins and the resulting power supply voltage may not be sufficient to operate the power-on reset.
 - Care must be taken not to leave the + B input pin open.
 - Sample recommended circuits :



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(AVss = Vss = 0.0 V)

Parameter	Symbol	Value		Unit	Remarks			
Farameter	Symbol	Min	Max	Offic	Remarks			
	Vcc, AVcc	1.8*1	3.3*2	V	At normal operating, FLASH product, $T_A = -10$ °C to +85 °C			
		1.8*1	3.6		At normal operating, MASK product, $T_A = -10$ °C to +85 °C			
Power supply voltage		2.0*1	3.3*2		At normal operating, FLASH product, T _A = -40 °C to +85 °C			
		2.0*1	3.6		At normal operating, MASK product, $T_A = -40~^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$			
		2.6	3.6		MB95FV100A-101			
		1.5	3.3*2		Retain status of stop operation, FLASH product			
		1.5	3.6		Retain status of stop operation, MASK product			
Operating temperature	TA	- 40	+ 85	°C	Other than MB95FV100A-101			

^{*1:} The values vary with the operating frequency.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.

^{*2:} Consult Fujitsu separately for a guarantee of a maximum value of 3.6 V.

3. DC Characteristics

 $(Vcc = AVcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C} \text{ [MB95FV100A-101 is T}_{A} = +25 \,^{\circ}\text{C]})$

Barrantan	Sym	Din nome	Condi-		Value		11 14	Damania
Parameter	bol	Pin name	tions	Min	Тур	Max	Unit	Remarks
	V _{IH1}	P10, P67	*1	0.7 Vcc		Vcc + 0.3	V	At selecting of CMOS input level (hysteresis input)
	V _{IH2}	P50, P51	*1	0.7 Vcc		Vss + 5.5	V	At selecting of CMOS input level (hysteresis input)
"H" level input voltage	V _{IHS1}	P00 to P07, P10 to P15, P20 to P24, P30 to P37, P60 to P67, PG0, PG1*2, PG2*2	*1	0.8 Vcc	1	Vcc + 0.3	V	Hysteresis input
	V _{IHS2}	P50, P51	*1	0.8 Vcc	_	Vss + 5.5	V	Hysteresis input
	Vінм	RST, MOD	_	0.7 Vcc	_	Vcc + 0.3	V	CMOS input (FLASH product)
		K31, WOD	_	0.8 Vcc	_	Vcc + 0.3	٧	Hysteresis input (MASK product)
	VIL	P10, P50, P51, P67	*1	Vss - 0.3	_	0.3 Vcc	V	At selecting of CMOS input level (hysteresis input)
"L" level input voltage	VILS	P00 to P07, P10 to P15, P20 to P24, P30 to P37, P50, P51, P60 to P67, PG0, PG1*2, PG2*2	*1	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input
	VILM	RST, MOD		Vss - 0.3		0.3 Vcc	V	CMOS input (FLASH product)
	VILIVI	IKOT, MOD	_	Vss - 0.3		0.2 Vcc	V	Hysteresis input (MASK product)
Open drain output application voltage	VD	P50, P51	_	Vss - 0.3	_	Vss + 5.5	V	
"H" level output	V _{OH1}	Output pin other than P00 to P07	Iон = - 4.0 mA	2.4	_	_	V	MB95FV100A-101 a conditional : IOH = -2.0 mA
voltage	V _{OH2}	P00 to P07	Iон = - 8.0 mA	2.4	_		V	MB95FV100A-101 a conditional : IoH = -5.0 mA

(Continued)

(Vcc = AVcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40$ °C to +85 °C [MB95FV100A-101 is $T_A = +25$ °C])

Downwoodon	Sym-	Din nome	Conditions		Value		Unit	Damanka
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
"L" level output	V _{OL1}	Output pin other than P00 to P07	loL = 4.0 mA		_	0.4	V	MB95FV100A- 101 a conditional : IoL = 3.0 mA
voltage	V _{OL2}	P00 to P07	loL = 12 mA		_	0.4	V	MB95FV100A- 101 a conditional : $lol = 8.0 \text{ mA}$
Input leakage current (High-Z output leakage current)	lu	Port other than P50, P51	0.0 V < V _I < Vcc	- 5	_	+ 5	μΑ	When no pull-up resistor is specified
Open drain output leakage current	LIOD	P50, P51	0.0 V < V _I < Vss + 5.5 V		_	+ 5	μΑ	
Pull-up resistor	Rpull	P10 to P15, P20 to P24, P30 to P37, PG0, PG1*2, PG2*2	V _I = 0.0 V	25	50	100	kΩ	When pull-up resistor is specified
Pull-down resistor	Rмор	MOD	Vı = Vcc	50	100	200	kΩ	MASK product only
			- 00 MI	_	11	14	mA	FLASH product
			Fcн = 20 MHz fmp = 10 MHz	_	7.3	10	mA	MASK product
	Icc		Main clock mode (divided by 2)	l	30	35	mA	FLASH product (at FLASH writing and erasing)
Power supply	Iccs	Vcc (external	Fch = 20 MHz fmp = 10 MHz Main Sleep mode (divided by 2)		4.5	6	mA	
current*3	Iccl	`clock operation)	FcL = 32 kHz fmpl = 16 kHz Subclock mode (divided by 2) , TA = +25 °C	_	25	35	μА	
	Iccls		$F_{\text{CL}} = 32 \text{ kHz}$ $fmpl = 16 \text{ kHz}$ $Sub \text{ sleep mode}$ $(divided \text{ by 2}),$ $T_{\text{A}} = +25 ^{\circ}\text{C}$	_	7	15	μА	

(Continued)

 $(Vcc = AVcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C} \text{ [MB95FV100A-101 is T}_{A} = +25 \,^{\circ}\text{C]})$

Parameter	Sym-	Pin name	Conditions		Value		Unit	Remarks
rarameter	bol	Fili liaille	Conditions	Min	Тур	Max	Onic	Nemarks
			Fcl = 32 kHz	_	2	10	μΑ	FLASH product
	Ісст		Watch mode Main stop mode T _A = +25 °C	_	1	5	μА	MASK product
			Fch = 4 MHz	_	10	14	mA	FLASH product
	ICCMPLL	Vcc	fmp = 10 MHz Main PLL mode (multiplied by 2.5)	_	6.7	10	mA	MASK product
Power supply current*3	Iccspll	(external clock operation)	clock fmpl = 128 kHz		190	250	μА	
	Істs		F _{CH} = 10 MHz Timebase timer mode T _A = +25 °C		0.4	0.5	mA	
	Іссн		Substop mode T _A = +25 °C	_	1	5	μΑ	
	la		FcH = 10 MHz At A/D converting	_	1.3	2.2	mA	
	Іан	AVcc	$F_{CH} = 10 \text{ MHz}$ At A/D converting stop $T_A = +25 \text{ °C}$	_	1	5	μА	
Input capacitance	Cin	Other than AVcc, AVss, Vcc, and Vss	_	_	5	15	pF	

^{*1:} P10, P50, P51, and P67 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR).

- Refer to "4. AC characteristics (1) Clock Timing" for Fch and Fcl.
- Refer to "4. AC characteristics (2) Source Clock/Machine Clock" for fmp and fmpl.

^{*2:} Single-clock products only

^{*3:} The power-supply current is determined by the external clock.


4. AC Characteristics

(1) Clock Timing

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$


			(VCC = 5.5 V, AVSS = VSS = 0.0 V, IA = -40 C 10 + 65 V					
Parameter	Sym-	Pin	Condi-		Value		Unit	Remarks
T didilicioi	bol		tions	Min	Тур	Max	Oilit	Remarks
				1	_	10	MHz	When using Main oscillation circuit
	_	V0 V4		1		20	MHz	When using external clock
	Fсн	X0, X1		3		10	MHz	Main PLL multiplied by 1
				3		5	MHz	Main PLL multiplied by 2
Clock frequency				3		4	MHz	Main PLL multiplied by 2.5
Clock mediciney	FcL	X0A, X1A		_	32.768	_	kHz	When using Sub oscillation circuit
				_	32.768	_	kHz	When using sub PLL FLASH product: Vcc = 2.3 V to 3.3 V MASK product: Vcc = 2.3 V to 3.6 V
		X0, X1		100	_	1000	ns	When using Main oscillation circuit
Clock cycle time	t HCYL			50	_	1000	ns	When using Sub oscillation circuit
	t LCYL	X0A, X1A		_	30.5		μs	Subclock
Input clock pulse width	twH1 twL1	X0		10	_		ns	When using external clock
input clock pulse width	twH2	X0A		_	15.2	_	μs	Duty ratio is about 30% to 70%.
Input clock rise time and fall time	tcr tcr	X0, X0A			_	5	ns	When using external clock

• X0 and X1 Timing and Applying Conditions




• Main Clock Applying Conditions


When using a crystal or ceramic oscillator



When using external clock




• X0A and X1A Timing and Applying Conditions




• Subclock Applying Conditions

When using a crystal or ceramic oscillator



When using external clock




(2) Source Clock/Machine Clock


(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Parameter	Sym-	Pin		Value		Unit	Remarks
rarameter	bol	name	Min	Тур	Max	Oilit	Remarks
Source clock*1 (Clock before setting	SCLK		100		2000	ns	When using Main clock Min: FcH = 10 MHz, PLL multiplied by 1 Max: FcH = 1 MHz, divided by 2
division)	SOLK	_	7.6		61.0	μs	When using Subclock Min: $F_{CL} = 32 \text{ kHz}$, PLL multiplied by 4 Max: $F_{CL} = 32 \text{ kHz}$, divided by 2
Source clock frequency	f _{sp}	_	0.5	_	10.0	MHz	When using Main clock
Source clock frequency	f _{spl}	_	16.384	_	131.072	kHz	When using Subclock
Machine clock*2 (Minimum instruction	MCLK		100		32000	ns	When using Main clock Min : SLCK = 10 MHz, no division Max : SLCK = 0.5 MHz, divided by 16
execution time)	WICLK	_	7.6		976.5	μs	When using Subclock Min : SLCK = 131 kHz, no division Max : SLCK = 16 kHz, divided by 16
Machine clock	f _{mp}		0.031		10.000	MHz	When using Main clock
frequency	f _{mpl}		1.024	_	131.072	kHz	When using Subclock

^{*1:} Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follow.

- Main clock divided by 2
- PLL multiplication of main clock (select from 1, 2, 2.5 multiplication)
- Subclock divided by 2
- PLL multiplication of subclock (select from 2, 3, 4 multiplication)
- *2: Operation clock of the microcontroller. Machine clock can be selected as follow.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16






(3) Reset Timing

$$(Vcc = 3.3 \text{ V, AVss} = Vss = 0.0 \text{ V, T}_A = -40 ^{\circ}\text{C to } +85 ^{\circ}\text{C})$$

Parameter	Symbol	Value			Remarks	
Farameter	Symbol	Min	Max	Unit	Kemarks	
RST "L" level pulse		2 MCLK*1	_	ns	At normal operating	
width	t rstl	Oscillation time of oscillator*2 + 2 MCLK*1	_	ns	At stop mode, subclock mode, Sub sleep mode, and watch mode	

- *1: Refer to "(2) Source Clock/Machine Clock" for MCLK.
- *2 : Oscillation time of oscillator is the time that the amplitude reaches 90 %. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In FAR/ceramic oscillators, the oscillation time is between hundreds of μ s and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset

(AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

Parameter	Symbol Conditions		vmbol Conditions Value Unit		Unit	Remarks	
Farameter	Syllibol	Conditions	Min	Max	Onic	Nemarks	
Power supply rising time	t R	_	_	36	ms		
Power supply cutoff time	toff	_	1		ms	Due to repeated operations	

Note: The power supply must be turned on within the selected oscillation stabilization time.




(5) Peripheral Input Timing

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C} \text{ to } +85 \,^{\circ}\text{C})$

Parameter	Symbol	/mbol Pin name		lue	Unit	Remarks
Farameter	Syllibol	riii iiaiii e	Min	Max	Oilit	Nemarks
Peripheral input "H" pulse width	tıшн	INT00 to INT07, EC0,	2 MCLK*	_	ns	
Peripheral input "L" pulse width	tıнıL	EC1, TRG0/ADTG	2 MCLK*	_	ns	

^{*:} Refer to "(2) Source Clock/Machine Clock" for MCLK.




(6) UART/SIO, Serial I/O Timing

(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

Parameter	Symbol	Pin name	Conditions	Val	ue	Unit	Remarks
Faranteter	Symbol	riii iiaiiie	Conditions	Min	Max	Oiiit	Remarks
Serial clock cycle time	tscyc	UCK0		4 MCLK*	_	ns	
$UCK \downarrow \to UO$ time	t sLov	UCK0, UO0	Internal clock operation	- 190	190	ns	
Valid UI → UCK ↑	tıvsн	UCK0, UI0		2 MCLK*	_	ns	
UCK ↑ → valid UI hold time	t sнıx	UCK0, UI0		2 MCLK*	_	ns	
Serial clock "H" pulse width	t shsl	UCK0		4 MCLK*	_	ns	
Serial clock "L" pulse width	t slsh	UCK0	External	4 MCLK*	_	ns	
$UCK \downarrow \to UO$ time	tslov	UCK0, UO0	clock	_	190	ns	
Valid UI → UCK ↑	t ıvsh	UCK0, UI0	operation	2 MCLK*	_	ns	
$UCK \uparrow \to valid \; UI \; hold \; time$	t sнıx	UCK0, UI0		2 MCLK*	_	ns	

^{*:} Refer to "(2) Source Clock/Machine Clock" for MCLK.




(7) LIN-UART Timing

 $\mathsf{ESCR}: \mathsf{SCES} = \mathbf{0}, \, \mathsf{ECCR}: \mathsf{SCDE} = \mathbf{0}$

(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)

Parameter	Sym-	Pin name	Conditions	Va	lue	Unit	
Parameter	bol	Pili lialile	Conditions	Min	Max	Jilit	
Serial clock cycle time	tscyc	SCK		5 MCLK*	_	ns	
$SCK \uparrow \rightarrow SOT$ delay time	tslovi	SCK, SOT	Internal clock	-95	95	ns	
Valid SIN → SCK \uparrow	t ıvshı	SCK, SIN	operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	MCLK* + 190		ns	
SCK $\uparrow \rightarrow$ valid SIN hold time	t shixi	SCK, SIN		0	_	ns	
Serial clock "L" pulse width	t slsh	SCK		3 MCLK* – t _R	_	ns	
Serial clock "H" pulse width	t shsl	SCK		MCLK* + 95	_	ns	
$SCK \downarrow \to SOT$ delay time	t slove	SCK, SOT	External clock operation output pin :		2 MCLK* + 95	ns	
Valid SIN → SCK↑	tivshe	SCK, SIN	C _L = 80 pF + 1 TTL.	190	_	ns	
$SCK \uparrow \rightarrow Valid SIN hold time$	t shixe	SCK, SIN		MCLK* + 95	_	ns	
SCK fall time	t⊧	SCK			10	ns	
SCK rise time	t R	SCK		_	10	ns	

^{*:} Refer to "(2) Source Clock/Machine Clock" for MCLK.




 $\mathsf{ESCR}:\mathsf{SCES}=\mathsf{1},\,\mathsf{ECCR}:\mathsf{SCDE}=\mathsf{0}$

 $(Vcc = 3.3 \text{ V}, \text{ AVss} = \text{Vss} = 0.0 \text{ V}, \text{ T}_{A} = -40 \,^{\circ}\text{C to } + 85 \,^{\circ}\text{C})$

			(100 - 0.0 1,71100 - 1			
Parameter	Sym-	Pin name	Conditions	Va	Unit	
raiametei	bol	riii iiaiiie	Conditions	Min	Max	Offic
Serial clock cycle time	tscyc	SCK		5 MCLK*	_	ns
$SCK \uparrow \to SOT$ delay time	t shovi	SCK, SOT	Internal clock	-95	95	ns
$Valid\;SIN\toSCK\;\!\downarrow$	t ıvslı	SCK, SIN	operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	MCLK* + 190	_	ns
$SCK \downarrow \rightarrow Valid SIN hold time$	t slixi	SCK, SIN		0	_	ns
Serial clock "H" pulse width	t shsl	SCK		3 MCLK* – t _R	_	ns
Serial clock "L" pulse width	t slsh	SCK		MCLK* + 95	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	t shove	SCK, SOT	External clock operation output pin :	—	2 MCLK* + 95	ns
Valid SIN \rightarrow SCK $↓$	tivsle	SCK, SIN	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	190	_	ns
$SCK \downarrow \to Valid \; SIN \; hold \; time$	t slixe	SCK, SIN		MCLK* + 95	_	ns
SCK fall time	t⊧	SCK		_	10	ns
SCK rise time	t R	SCK		_	10	ns


^{*:} Refer to "(2) Source Clock/Machine Clock" for MCLK.




ESCR: SCES = 0, ECCR: SCDE = 1

$(Vcc = 3.3 \text{ V}, \text{AVss} = \text{Vss} = 0.0 \text{ V}, \text{T}_A = -40$	°C to	$+85^{\circ}$	C)
--	-------	---------------	----

Parameter	Sym-	Pin	Conditions	Va	Unit	
Farameter	bol	name	Conditions	Min	Max	Offic
Serial clock cycle time	t scyc	SCK		5 MCLK*		ns
$SCK \uparrow \to SOT$ delay time	t shovi	SCK, SOT		-95	95	ns
Valid SIN→SCK↓	t ıvslı	SCK, SIN	Internal clock operation output pin :	MCLK* + 190	_	ns
SCK \downarrow \rightarrow valid SIN hold time	tslixi	SCK, SIN	C _L = 80 pF + 1 TTL.	0	_	ns
$SOT o SCK \downarrow delay time$	t sovli	SCK, SOT		_	4 MCLK*	ns






ESCR: SCES = 1, ECCR: SCDE = 1

(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

Parameter	Sym-	Pin name	Conditions	Va	Unit		
raiametei	bol	Finitianie	Conditions	Min	Max	Jiii	
Serial clock cycle time	t scyc	SCK		5 MCLK*	_	ns	
$SCK \downarrow \to SOT$ delay time	t sLOVI	SCK, SOT		-95	95	ns	
$Valid\;SIN\toSCK\;\!\!\uparrow$	t ıvshı	SCK, SIN	Internal clock operation output pin : $C_L = 80 \text{ pF} + 1 \text{ TTL}.$	MCLK* + 190	_	ns	
SCK ↑ →valid SIN hold time	t shixi	SCK, SIN	ου ου μ	0	_	ns	
$SOT \rightarrow SCK \uparrow delay time$	tSovнı	SCK, SOT			4 MCLK*	ns	

*: Refer to "(2) Source Clock/Machine Clock" for MCLK.




(8) I2C Timing

(Vcc = 3.3 V, AVss = Vss = 0.0 V,
$$T_A = -40 \,^{\circ}\text{C}$$
 to $+85 \,^{\circ}\text{C}$)

				Val	lue			
Parameter	Symbol	Conditions	Standard- mode		Fast-mode		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	fscL		0	100	0	400	kHz	
(Repeat) Start condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow	t hd;sta		4.0	_	0.6	_	μs	
SCL clock "L" width	t LOW		4.7		1.3	_	μs	
SCL clock "H" width	t HIGH		4.0		0.6	_	μs	
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t su;sta	$R = 1.7 \text{ k}\Omega,$ $C = 50 \text{ pF}^{*1}$	4.7	_	0.6	_	μs	
Data hold time SCL \downarrow \rightarrow SDA \downarrow \uparrow	thd;dat	О ОО Р.	0	3.45*2	0	0.9*3	μs	
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	tsu;dat		0.25		0.1	_	μs	
Stop condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t su;sто		4	_	0.6	_	μs	
Bus free time between stop condition and start condition	t buf		4.7	_	1.3	_	μs	

- *1: R, C: Pull-up resistor and load capacitor of the SCL and SDA lines.
- *2: The maximum thd; DAT have only to be met if the device dose not stretch the "L" width (tLow) of the SCL signal.
- *3 : A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met.



(Vcc = 3.3 V, AVss = Vss = 0.0 V, $T_A = -40 \, ^{\circ}\text{C}$ to $+85 \, ^{\circ}\text{C}$)

Barranatan	Sym-	I/O Tir			S = 0.0 V, IA = -40 C to + 85 C)
Parameter	bol	Min	Max	Unit	Remarks
SCL clock "L" width	t LOW	(2 + nm*2 / 2) MCLK*1 – 20	_	ns	Master mode
SCL clock "H" width	t HIGH	(nm*2 / 2) MCLK*1 – 20	(nm*² / 2) MCLK*1 + 20	ns	Master mode
Start condition hold time	thd;sta	(-1 + nm*2 / 2) MCLK*1 - 20	(-1 + nm*2) MCLK*1 + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
Stop condition setup time	t su;sto	(1 + nm* ² / 2) MCLK* ¹ – 20	(1 + nm* ² / 2) MCLK* ¹ + 20	ns	Master mode
Start condition setup time	t su;sta	(1 + nm* ² / 2) MCLK* ¹ – 20	(1 + nm*2 / 2) MCLK*1 + 20	ns	Master mode
Bus free time between stop condition and start condition	t BUF	(2 nm*2 + 4) MCLK*1 - 20	_	ns	
Data hold time	thd;dat	3 MCLK*1 – 20		ns	Master mode
Data setup time	tsu;dat	(-2 + nm*2 / 2) MCLK*1 - 20	(-1 + nm* ² / 2) MCLK* ¹ + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Oth- erwise, the maximum value is applied.
Setup time between clearing interrupt and SCL rising	tsu;int	(nm*2 / 2) MCLK*1 – 20	(1 + nm*2 / 2) MCLK*1 + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.
SCL clock "L" width	t LOW	4 MCLK*1 – 20		ns	At reception
SCL clock "H" width	t HIGH	4 MCLK*1 – 20		ns	At reception
Start condition detection	t HD;STA	2 MCLK*1 – 20	_	ns	Undetected when 1 MCLK is used at reception
Stop condition detection	t su;sto	2 MCLK*1 – 20	_	ns	Undetected when 1 MCLK is used at reception
Restart condition detection condition	t su;sta	2 MCLK*1 – 20	_	ns	Undetected when 1 MCLK is used at reception
Bus free time	t BUF	2 MCLK*1 – 20	—	ns	At reception
Data hold time	thd;dat	2 MCLK*1 – 20	_	ns	At slave transmission mode
Data setup time	tsu;dat	tLOW - 3 MCLK*1 - 20	_	ns	At slave transmission mode
Data hold time	thd;dat	0		ns	At reception
Data setup time	tsu;dat	MCLK*1 - 20		ns	At reception

(Continued)

(Continued)

Parameter	Sym-	I/O Tir	ming	Unit	Remarks
raiailletei	bol	Min	Max	Oilit	Nemarks
SDA↓→SCL↑ (at wakeup function)	t WAKE- UP	Oscillation stabilization wait time + 2 MCLK*1 – 20	_	ns	

- *1: Refer to "(2) Source Clock/Machine Clock" for MCLK.
- *2: m is CS4 bit and CS3 bit (bit 4 and bit 3) of clock control register (ICCR).
 - n is CS2 bit to CS0 bit (bit 2 to bit 0) of clock control register (ICCR) .
 - Actual timing of I²C is determined by m and n values set by the machine clock (MCLK) and ICCR [4:0].
 - Standard-mode :

m and n can be set at the range : 0.9 MHz < MCLK (machine clock) < 10 MHz.

Setting of m and n determines the machine clock that can be used below.

• Fast-mode :

m and n can be set at the range : 3.3 MHz < MCLK (machine clock) < 10 MHz. Setting of m and n determines the machine clock that can be used below.

 $\begin{array}{lll} (m,\,n) &=& (1,\,8) & : 3.3 \; MHz < MCLK \le 4 \; MHz \\ (m,\,n) &=& (1,\,22) \; , \; (5,\,4) \; : 3.3 \; MHz < MCLK \le 8 \; MHz \\ (m,\,n) &=& (6,\,4) & : 3.3 \; MHz < MCLK \le 10 \; MHz \end{array}$

5. A/D Converter


(1) A/D Converter Electrical Characteristics

(AVcc = Vcc = 1.8 V to 3.3 V [FLASH product], AVcc = Vcc = 1.8 V to 3.6 V [MASK product], AVss = Vss = 0.0 V, $T_A = -40$ °C to +85 °C)


Demonster	Symbol	Value			1124	B
Parameter		Min	Тур	Max	Unit	Remarks
Resolution				10	bit	
Total error		- 3.0		+ 3.0	LSB	
Linearity error	_	- 2.5	_	+ 2.5	LSB	
Differential linear error		- 1.9		+ 1.9	LSB	
Zero transition voltage	Vот	AVss – 1.5 LSB	AVss + 0.5 LSB	AVss + 2.5 LSB	٧	FLASH product : $2.7 \text{ V} \le \text{AVcc} \le 3.3 \text{ V}$ MASK product : $2.7 \text{ V} \le \text{AVcc} \le 3.6 \text{ V}$
		AVss – 0.5 LSB	AVss + 1.5 LSB	AVss + 3.5 LSB	٧	1.8 V ≤ AVcc < 2.7 V
Full-scale transition voltage	V _{FST}	AVcc – 3.5 LSB	AVcc – 1.5 LSB	AVcc + 0.5 LSB	V	FLASH product : 2.7 V ≤ AVcc ≤ 3.3 V MASK product : 2.7 V ≤ AVcc ≤ 3.6 V
		AVcc – 2.5 LSB	AVcc – 0.5 LSB	AVcc + 1.5 LSB	V	1.8 V ≤ AVcc < 2.7 V
Compare time	_	0.6	_	16,500	μs	FLASH product : 2.7 V \leq AVcc \leq 3.3 V MASK product : 2.7 V \leq AVcc \leq 3.6 V
		20		16,500	μs	1.8 V ≤ AVcc < 2.7 V
Sampling time		0.4	_	∞	μs	FLASH product : 2.7 V \leq AVcc \leq 3.3 V MASK product : 2.7 V \leq AVcc \leq 3.6 V external impedance $<$ at 1.8 k Ω
		30	_	∞	μs	1.8 V \leq AVcc $<$ 2.7 V external impedance $<$ at 14.8 k Ω
Analog input current	lain	-0.3	_	0.3	μΑ	
Analog input voltage range	Vain	AVss	_	AVcc	V	
Reference voltage	_	AVss + 1.8		AVcc	V	AVcc pin
Reference voltage	lR	_	400	600	μА	AVcc pin, During A/D operation
supply current	Iгн	_	_	5	μΑ	AVcc pin, at stop mode

(2) Notes on Using A/D Converter

- About the external impedance of analog input and its sampling time
 - A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision.



• To satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the resistor value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value.



• If the sampling time cannot be sufficient, connect a capacitor of about 0.1 μF to the analog input pin.

About errors

As |AVcc - AVss| becomes smaller, values of relative errors grow larger.

(3) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit : LSB)


The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" ← \rightarrow "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111" \leftarrow \rightarrow "11 1111 1110") compared with the actual conversion values obtained.

• Differential linear error (Unit: LSB)

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.


• Total error (unit: LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.



(Continued)





6. Flash Memory Program/Erase Characteristics

Doromotor	Value			Unit	Remarks	
Parameter	Min	Тур	Max	Unit	Remarks	
Sector erase time (4 Kbytes sector)	_	0.2*1	3 *²	S	Excludes 00 _H programming prior erasure	
Sector erase time (16 Kbytes sector)		0.5*1	12 *²	S	Excludes 00 _H programming prior erasure	
Byte programming time	_	32	3600	μs	Excludes system-level overhead	
Erase/program cycle	10,000	_	_	cycle		
Power supply voltage at erase/program	2.7	_	3.3	V		
Flash data retension time	20*3	_		year	Average T _A = +85 °C	

^{*1 :} $T_A = +25 \, ^{\circ}\text{C}$, $Vcc = 3.0 \, \text{V}$, 10,000 cycles

^{*2 :} $T_A = +85$ °C, Vcc = 2.7 V, 10,000 cycles

 $^{^*3}$: This value comes from the technology qualification (using Arrhenius equation to translate high temperature measurements into normalized value at +85 °C) .


■ MASK OPTIONS

No	Part number	MB95116A	MB95F118AS	MB95F118AW	MB95FV100A-101
	Specifying procedure	Specify when ordering MASK	Setting disabled	Setting disabled	Setting disabled
1	Clock mode select • Single-system clock mode • Dual-system clock mode	Selectable	Single-system clock mode	Dual-system clock mode	Changing by the switch on MCU board
2	Selection of oscillation stabilization wait time • Selectable the initial value of main clock oscillation stabilization wait time	Selectable 1: (2 ² - 2) /FcH 2: (2 ¹² - 2) /FcH 3: (2 ¹³ - 2) /FcH 4: (2 ¹⁴ - 2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ -2) /FcH	Fixed to oscillation stabilization wait time of (2 ¹⁴ -2) /F _{CH}	Fixed to oscillation stabilization wait time of (2 ¹⁴ -2) /FcH


■ ORDERING INFORMATION

Part number	Package	Remarks		
MB95116APV MB95F118ASPV MB95F118AWPV	48-pin plastic BCC (LCC-48P-M09)			
MB95116APMT MB95F118ASPMT MB95F118AWPMT	48-pin plastic LQFP (FPT-48P-M26)			
MB2146-301 (MB95FV100A-101PBT)	MCU board (244-pin plastic PFBGA (BGA-244P-M08)			

■ PACKAGE DIMENSIONS



(Continued)



FUJITSU LIMITED

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of Fujitsu semiconductor device; Fujitsu does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information. Fujitsu assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of Fujitsu or any third party or does Fujitsu warrant non-infringement of any third-party's intellectual property right or other right by using such information. Fujitsu assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that Fujitsu will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the prior authorization by Japanese government will be required for export of those products from Japan.

F0502