

Precision Low Noise CMOS Rail-to-Rail Input/Output Operational Amplifiers

AD8605/AD8606/AD8608*

FEATURES

Low Offset Voltage: 65 μV Max Low Input Bias Currents: 1 pA Max

Low Noise: 8 nV/√Hz Wide Bandwidth: 10 MHz High Open-Loop Gain: 120 dB

Unity Gain Stable

Single-Supply Operation: 2.7 V to 5.5 V

MicroCSPTM

APPLICATIONS

Photodiode Amplification
Battery-Powered Instrumentation
Multipole Filters
Sensors
Barcode Scanners

Audio

GENERAL DESCRIPTION

The AD8605, AD8606, and AD8608 are single, dual, and quad rail-to-rail input and output, single-supply amplifiers that feature very low offset voltage, low input voltage and current noise, and wide signal bandwidth. They use Analog Devices' patented DigiTrim® trimming technique, which achieves superior precision without laser trimming.

The combination of low offsets, low noise, very low input bias currents, and high speed makes these amplifiers useful in a wide variety of applications. Filters, integrators, photodiode amplifiers, and high impedance sensors all benefit from the combination of performance features. Audio and other ac applications benefit from the wide bandwidth and low distortion. Applications for these amplifiers include optical control loops, portable and loop-powered instrumentation, and audio amplification for portable devices.


The AD8605, AD8606, and AD8608 are specified over the extended industrial (–40°C to +125°C) temperature range. The AD8605 single is available in the 5-lead SOT-23 and 5-bump MicroCSP packages. The 5-bump MicroCSP offers the smallest available footprint for any surface-mount operational amplifier. The AD8606 dual is available in an 8-lead MSOP package and a narrow SOIC surface-mount package. The AD8608 quad is available in a 14-lead TSSOP and a narrow 14-lead SOIC package. MicroCSP, SOT, MSOP, and TSSOP versions are available in tape and reel only.

*Protected by U.S.Patent No. 5,969,657; other patents pending.


REV. C

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective companies.

FUNCTIONAL BLOCK DIAGRAMS




5-Lead SOT-23








-IN B 4 5 +IN B




8-Lead SOIC

14-Lead SOIC (R Suffix)



5-Bump MicroCSP (CB Suffix)



AD8605/AD8606/AD8608—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_S = 5$ V, $V_{CM} = V_S/2$, $T_A = 25$ °C, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
INPUT CHARACTERISTICS Offset Voltage AD8605/AD8606 AD8608	Vos	$V_S = 3.5 \text{ V}, V_{CM} = 3 \text{ V}$ $V_S = 3.5 \text{ V}, V_{CM} = 2.7 \text{ V}$ $V_S = 5 \text{ V}, V_{CM} = 0 \text{ V to 5 V}$ $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$		20 20 80	65 75 300 750	μV μV μV μV
Input Bias Current AD8605/AD8606 AD8605/AD8606 AD8608 AD8608	I _B	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$		0.2	1 50 250 100 300	pA pA pA pA pA pA
Input Offset Current	I _{OS}	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +85^{\circ}\text{C}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$		0.1	0.5 20 75	pA pA pA
Input Voltage Range Common-Mode Rejection Ratio	CMRR	$V_{CM} = 0 \text{ V to 5 V}$ -40°C < T _A < +125°C	0 85 75	100 90	5	V dB dB
Large Signal Voltage Gain Offset Voltage Drift	A _{VO}	$V_{O} = 0.5 \text{ V to } 4.5 \text{ V}$ $R_{L} = 2 \text{ k}\Omega, V_{CM} = 0 \text{ V}$	300	1,000		V/mV
AD8605/AD8606 AD8608	$\begin{array}{c} \Delta V_{OS}/\Delta T \\ \Delta V_{OS}/\Delta T \end{array}$			1 1.5	4.5 6.0	μV/°C μV/°C
INPUT CAPACITANCE Common-Mode Input Capacitance Differential Input Capacitance				8.8 2.59		pF pF
OUTPUT CHARACTERISTICS Output Voltage High	V _{OH}	$I_{L} = 1 \text{ mA}$ $I_{L} = 10 \text{ mA}$	4.96 4.7	4.98 4.79		V V V
Output Voltage Low	V _{OL}	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$ $I_{\text{L}} = 1 \text{ mA}$ $I_{\text{L}} = 10 \text{ mA}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$	4.6	20 170	40 210 290	mV mV mV
Output Current Closed-Loop Output Impedance	I _{OUT} Z _{OUT}	f = 1 MHz, A _V = 1		±80 10		mA Ω
POWER SUPPLY Power Supply Rejection Ratio AD8605/AD8606 AD8608	PSRR	$V_S = 2.7 \text{ V to } 5.5 \text{ V}$ $V_S = 2.7 \text{ V to } 5.5 \text{ V}$	80	95 92		dB dB
Supply Current/Amplifier	I_{SY}	$-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$ $V_{\text{O}} = 0 \text{ V}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$	70	90 1	1.2 1.4	dB mA mA
DYNAMIC PERFORMANCE Slew Rate Settling Time Full Power Bandwidth Gain Bandwidth Product Phase Margin	SR t _S BW _P GBP ϕ_{O}	$R_L = 2 \text{ k}\Omega$ To 0.01%, 0 V to 2 V step < 1% Distortion		5 < 1 360 10 65		V/µs µs kHz MHz Degrees
NOISE PERFORMANCE Peak-to-Peak Noise Voltage Noise Density Voltage Noise Density Current Noise Density	e _n p-p e _n e _n i _n	f = 0.1 Hz to 10 Hz f = 1 kHz f = 10 kHz f = 1 kHz		2.3 8 6.5 0.01	3.5 12	$\begin{array}{c} \mu V \ p\underline{-p} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ pA/\sqrt{Hz} \end{array}$

–2– REV. C

ELECTRICAL CHARACTERISTICS (@ $V_S = 2.7 \text{ V}$, $V_{CM} = V_S/2$, $T_A = 25^{\circ}\text{C}$, unless otherwise noted.)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
INPUT CHARACTERISTICS Offset Voltage AD8605/AD8606 AD8608	Vos	$V_S = 3.5 \text{ V}, V_{CM} = 3 \text{ V}$ $V_S = 3.5 \text{ V}, V_{CM} = 2.7 \text{ V}$ $V_S = 2.7 \text{ V}, V_{CM} = 0 \text{ V to } 2.7 \text{ V}$ $-40^{\circ}\text{C} < T_A < +125^{\circ}\text{C}$		20 20 80	65 75 300 750	μV μV μV
Input Bias Current AD8605/AD8606 AD8605/AD8606 AD8608 AD8608 Input Offset Current	I_B I_{OS}	$-40^{\circ}C < T_{A} < +125^{\circ}C$ $-40^{\circ}C < T_{A} < +85^{\circ}C$ $-40^{\circ}C < T_{A} < +125^{\circ}C$ $-40^{\circ}C < T_{A} < +85^{\circ}C$ $-40^{\circ}C < T_{A} < +125^{\circ}C$ $-40^{\circ}C < T_{A} < +85^{\circ}C$ $-40^{\circ}C < T_{A} < +85^{\circ}C$		0.2	1 50 250 100 300 0.5 20	μV pA pA pA pA pA pA pA
Input Voltage Range Common-Mode Rejection Ratio Large Signal Voltage Gain	CMRR A _{VO}	$-40^{\circ}C < T_A < +135^{\circ}C$ $-40^{\circ}C < T_A < +125^{\circ}C$ $V_{CM} = 0 \text{ V to } 2.7 \text{ V}$ $-40^{\circ}C < T_A < +125^{\circ}C$ $R_L = 2 \text{ k}\Omega, V_O = 0.5 \text{ V to } 2.2 \text{ V}$	0 80 70 110	95 85 350	75 2.7	pA V dB dB V/mV
Offset Voltage Drift AD8605/AD8606 AD8608	$\begin{array}{c c} \Delta V_{OS}/\Delta T \\ \Delta V_{OS}/\Delta T \end{array}$			1 1.5	4.5 6.0	μV/°C μV/°C
INPUT CAPACITANCE Common-Mode Input Capacitance Differential Input Capacitance				8.8 2.59		pF pF
OUTPUT CHARACTERISTICS Output Voltage High	V _{OH}	$I_L = 1 \text{ mA}$ -40°C < T_A < +125°C	2.6 2.6	2.66		V V
Output Voltage Low	V _{OL}	$I_L = 1 \text{ mA}$ -40°C < T_A < +125°C		25	40 50	mV mV
Output Current Closed-Loop Output Impedance	$I_{ m OUT} \ Z_{ m OUT}$	$f = 1$ MHz, $A_V = 1$		±30 12		mA Ω
POWER SUPPLY Power Supply Rejection Ratio AD8605/AD8606 AD8608 Supply Current/Amplifier	PSRR I _{SY}	$V_S = 2.7 \text{ V to } 5.5 \text{ V}$ $V_S = 2.7 \text{ V to } 5.5 \text{ V}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$ $V_O = 0 \text{ V}$ $-40^{\circ}\text{C} < \text{T}_{\text{A}} < +125^{\circ}\text{C}$	80 77 70	95 92 90 1.15	1.4 1.5	dB dB dB mA mA
DYNAMIC PERFORMANCE Slew Rate Settling Time Gain Bandwidth Product Phase Margin	SR t _s GBP ϕ_0	$R_L = 2 \text{ k}\Omega$ To 0.01%, 0 V to 1 V step		5 < 0.5 9 50		V/µs µs MHz Degrees
NOISE PERFORMANCE Peak-to-Peak Noise Voltage Noise Density Voltage Noise Density Current Noise Density	e _n p-p e _n e _n i _n	f = 0.1 Hz to 10 Hz f = 1 kHz f = 10 kHz f = 1 kHz		2.3 8 6.5 0.01	3.5 12	$\begin{array}{c} \mu V \ p-p \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ nV/\sqrt{Hz} \\ pA/\sqrt{Hz} \end{array}$

REV. C -3-

ABSOLUTE MAXIMUM RATINGS*

ABSOLUTE MAXIMUM MITINGS
Supply Voltage
Input Voltage
Differential Input Voltage V
Output Short-Circuit Duration
to GND Observe Derating Curves
Storage Temperature Range
All Packages
Operating Temperature Range
AD8605/AD8606/AD860840°C to +125°C
Junction Temperature Range
All Packages
Lead Temperature Range (Soldering, 60 sec) 300°C

^{*}Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Type	θ _{JA} *	$\theta_{ m JC}$	Unit
5-Bump MicroCSP (CB)	220	220	°C/W
5-Lead SOT-23 (RT)	230	92	°C/W
8-Lead MSOP (RM)	210	45	°C/W
8-Lead SOIC (R)	158	43	°C/W
14-Lead SOIC (R)	120	36	°C/W
14-Lead TSSOP (RU)	180	35	°C/W

^{*} θ_{JA} is specified for worst-case conditions, i.e., θ_{JA} is specified for device in socket for PDIP packages; θ_{JA} is specified for device soldered onto a circuit board for surface-mount packages.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option	Branding
AD8605ACB-R2*	-40°C to +125°C	5-Bump MicroCSP	CB-5	B3A
AD8605ACB-REEL*	−40°C to +125°C	5-Bump MicroCSP	CB-5	B3A
AD8605ACB-REEL7*	−40°C to +125°C	5-Bump MicroCSP	CB-5	B3A
AD8605ART-R2	−40°C to +125°C	5-Lead SOT-23	RT-5	B3A
AD8605ART-REEL	−40°C to +125°C	5-Lead SOT-23	RT-5	B3A
AD8605ART-REEL7	−40°C to +125°C	5-Lead SOT-23	RT-5	B3A
AD8606ARM-R2	−40°C to +125°C	8-Lead MSOP	RM-8	B6A
AD8606ARM-REEL	−40°C to +125°C	8-Lead MSOP	RM-8	B6A
AD8606AR	−40°C to +125°C	8-Lead SOIC	R-8	
AD8606AR-REEL	−40°C to +125°C	8-Lead SOIC	R-8	
AD8606AR-REEL7	−40°C to +125°C	8-Lead SOIC	R-8	
AD8608AR	−40°C to +125°C	14-Lead SOIC	R-14	
AD8608AR-REEL	−40°C to +125°C	14-Lead SOIC	R-14	
AD8608AR-REEL7	−40°C to +125°C	14-Lead SOIC	R-14	
AD8608ARU	−40°C to +125°C	14-Lead TSSOP	RU-14	
AD8608ARU-REEL	−40°C to +125°C	14-Lead TSSOP	RU-14	

^{*}Consult factory for availability.


CAUTION _

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD8605/AD8606/AD8608 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.




–4– REV. C


Typical Performance Characteristics—AD8605/AD8606/AD8608




TPC 1. Input Offset Voltage Distribution




TPC 2. AD8608 Input Offset Voltage Drift Distribution




TPC 3. AD8605/AD8606 Input Offset Voltage Drift Distribution



TPC 4. Input Offset Voltage vs. Common-Mode Voltage (200 Units, 5 Wafer Lots, Including Process Skews)




TPC 5. Input Bias Current vs. Temperature




TPC 6. Output Voltage to Supply Rail vs. Load Current


REV. C –5–




TPC 7. Output Voltage Swing vs. Temperature




TPC 8. Output Voltage Swing vs. Temperature




TPC 9. Open-Loop Gain and Phase vs. Frequency



TPC 10. Closed-Loop Output Voltage Swing




TPC 11. Output Impedance vs. Frequency




TPC 12. Common-Mode Rejection Ratio vs. Frequency


-6- REV. C




TPC 13. PSRR vs. Frequency




TPC 14. Small Signal Overshoot vs. Load Capacitance




TPC 15. Supply Current vs. Temperature



TPC 16. Supply Current vs. Supply Voltage




TPC 17. 0.1 Hz to 10 Hz Input Voltage Noise




TPC 18. Small Signal Transient Response


REV. C -7-




TPC 19. Large Signal Transient Response




TPC 20. Negative Overload Recovery




TPC 21. Positive Overload Recovery



TPC 22. Voltage Noise Density




TPC 23. Voltage Noise Density




TPC 24. Voltage Noise Density


-8- REV. C




TPC 25. Input Offset Voltage Distribution




TPC 26. Input Offset Voltage vs. Common-Mode Voltage (200 Units, 5 Wafer Lots, Including Process Skews)




TPC 27. Output Voltage to Supply Rail vs. Load Current



TPC 28. Output Voltage Swing vs. Temperature




TPC 29. Output Voltage Swing vs. Temperature




TPC 30. Open-Loop Gain and Phase vs. Frequency


REV. C –9–




TPC 31. Closed-Loop Output Voltage Swing vs. Frequency




TPC 32. Output Impedance vs. Frequency




TPC 33. Small Signal Overshoot vs. Load Capacitance



TPC 34. 0.1 Hz to 10 Hz Input Voltage Noise



TPC 35. Small Signal Transient Response



TPC 36. Large Signal Transient Response

-10- REV. C

Output Phase Reversal

Phase reversal is defined as a change in polarity at the output of the amplifier when a voltage that exceeds the maximum input common-mode voltage drives the input.

Phase reversal can cause permanent damage to the amplifier; it may also cause system lockups in feedback loops. The AD8605 does not exhibit phase reversal even for inputs exceeding the supply voltage by more than 2 V.




Figure 1. No Phase Reversal

Maximum Power Dissipation

Power dissipated in an IC will cause the die temperature to increase. This can affect the behavior of the IC and the application circuit performance.

The absolute maximum junction temperature of the AD8605/AD8606/AD8608 is 150°C. Exceeding this temperature could cause damage or destruction of the device.

The maximum power dissipation of the amplifier is calculated according to the following formula:

$$P_{DISS} = \frac{\left(T_{\mathcal{J}} - T_{A}\right)}{\theta_{\mathcal{J}A}}$$

where:

 T_J = junction temperature

 T_A = ambient temperature

 θ_{IA} = junction-to-ambient thermal resistance

Figure 2 compares the maximum power dissipation with temperature for the various packages available for the AD8605 family.




Figure 2. Maximum Power Dissipation vs. Temperature

Input Overvoltage Protection

The AD8605 has internal protective circuitry. However, if the voltage applied at either input exceeds the supplies by more than 2.5 V, external resistors should be placed in series with the inputs. The resistor values can be determined according to the formula

$$\frac{\left(V_{IN} - V_S\right)}{\left(R_S + 200\Omega\right)} \le 5 \, mA$$

The remarkable low input offset current of the AD8605 (<1 pA) allows the use of larger value resistors. With a 10 k Ω resistor at the input, the output voltage will have less than 10 nV of error voltage. A 10 k Ω resistor has less than 13 nV/ $\sqrt{\text{Hz}}$ of thermal noise at room temperature.

THD + Noise

Total harmonic distortion is the ratio of the input signal in V rms to the total harmonics in V rms throughout the spectrum. Harmonic distortion adds errors to precision measurements and adds unpleasant sonic artifacts to audio systems.

The AD8605 has a low total harmonic distortion. Figure 3 shows that the AD8605 has less than 0.005% or –86 dB of THD + N over the entire audio frequency range. The AD8605 is configured in positive unity gain, which is the worst case, and with a load of 10 k Ω .




Figure 3. THD + N

Total Noise Including Source Resistors

The low input current noise and input bias current of the AD8605 make it the ideal amplifier for circuits with substantial input source resistance such as photodiodes. Input offset voltage increases by less than 0.5 nV per 1 k Ω of source resistance at room temperature and increases to 10 nV at 85°C.

The total noise density of the circuit is

$$e_{n,TOTAL} = \sqrt{e_n^2 + (i_n R_S)^2 + 4kTR_S}$$

where:

 e_n is the input voltage noise density of the AD8605 i_n is the input current noise density of the AD8605 R_S is the source resistance at the noninverting terminal k is Boltzmann's constant $(1.38 \times 10^{-23} \text{ J/K})$ T is the ambient temperature in Kelvin (T = 273 + °C)

For example, with $R_S = 10 \text{ k}\Omega$, the total voltage noise density is roughly 15 nV/ $\sqrt{\text{Hz}}$.

For $R_S < 3.9 \ k\Omega$, e_n dominates and $e_{n,TOTAL} \approx e_n$.

REV. C –11–

The current noise of the AD8605 is so low that its total density does not become a significant term unless R_S is greater than 6 M Ω .

The total equivalent rms noise over a specific bandwidth is expressed as

$$E_n = \left(e_{n,TOTAL}\right)\sqrt{BW}$$

where BW is the bandwidth in hertz.

Note that the analysis above is valid for frequencies greater than 100 Hz and assumes relatively flat noise, above 10 kHz. For lower frequencies, flicker noise (1/f) must be considered.

Channel Separation

Channel separation, or inverse crosstalk, is a measure of the signal feed from one amplifier (channel) to the other on the same IC.

The AD8606 has a channel separation of greater than -160 dB up to frequencies of 1 MHz, allowing the two amplifiers to amplify ac signals independently in most applications.




Figure 4. Channel Separation vs. Frequency

Capacitive Load Drive

The AD8605 is capable of driving large capacitive loads without oscillation.

Figure 5 shows the output of the AD8606 in response to a 200 mV input signal. In this case, the amplifier was configured in positive unity gain, worst case for stability, while driving a 1,000 pF load at its output. Driving larger capacitive loads in unity gain may require the use of additional circuitry.

A snubber network, shown in Figure 7, helps reduce the signal overshoot to a minimum and maintain stability. Although this circuit does not recover the loss of bandwidth induced by large capacitive loads, it greatly reduces the overshoot and ringing. This method does not reduce the maximum output swing of the amplifier.

Figure 6 shows a scope photograph of the output at the snubber circuit. The overshoot is reduced from over 70% to less than 5%, and the ringing is eliminated by the snubber. Optimum values for R_S and C_S are determined experimentally. Table I summarizes a few starting values.

An alternate technique is to insert a series resistor inside the feedback loop at the output of the amplifier. Typically, the value of this resistor is approximately $100~\Omega$. This method also reduces overshoot and ringing but causes a reduction in the maximum output swing.




Figure 5. Capacitive Load Drive without Snubber




Figure 6. Capacitive Load Drive with Snubber




Figure 7. Snubber Network Configuration

Table I. Optimum Values for Capacitive Loads

$C_L(pF)$	$\mathbf{R}_{\mathbf{S}}\left(\Omega\right)$	$C_{S}(pF)$
500	100	1,000
1,000	70	1,000
2,000	60	800

LIGHT SENSITIVITY

The AD8605ACB (MicroCSP package option) is essentially a silicon die with additional post fabrication dielectric and intermetallic processing designed to contact solder bumps on the active side of the chip. With this package type, the die is exposed to ambient light and is subject to photoelectric effects. Light sensitivity analysis of the AD8605ACB mounted on standard PCB material reveals that only the input bias current (I_B) parameter

–12– REV. C

is impacted when the package is illuminated directly by high intensity light. No degradation in electrical performance is observed due to illumination by low intensity (0.1 mW/cm²) ambient light. Figure 8 shows that I_B increases with increasing wavelength and intensity of incident light; I_B can reach levels as high as 4500 pA at a light intensity of 3 mW/cm² and a wavelength of 850 nm. The light intensities shown in Figure 8 will not be normal for most applications, i.e., even though direct sunlight can have intensities of 50 mW/cm², office ambient light can be as low as 0.1 mW/cm².

When the MicroCSP package is assembled on the board with the bump-side of the die facing the PCB, reflected light from the PCB surface is incident on active silicon circuit areas and results in the increased I_B. No performance degradation will occur due to illumination of the backside (substrate) of the AD8605ACB. The AD8605ACB is particularly sensitive to incident light with wavelengths in the Near Infrared range (NIR, 700 nm to 1000 nm). Photons in this waveband have a longer wavelength and lower energy than photons in the visible (400 nm to 700 nm) and Near Ultraviolet (NUV, 200 nm to 400 nm) bands; therefore, they can penetrate more deeply into the active silicon. Incident light with wavelengths greater than 1100 nm has no photoelectric effect on the AD8605ACB since silicon is transparent to wavelengths in this range. The spectral content of conventional light sorces varies: sunlight has a broad spectral range, with peak intensity in the visible band that falls off in the NUV and NIR bands; flourescent lamps have significant peaks in the visible but not in the NUV or NIR bands.

Efforts have been made at a product level to reduce the effect of ambient light; the under bump metal (UBM) has been designed to shield the sensitive circuit areas on the active side (bump-side) of the die. However, if an application encounters any light sensitivity with the AD8605ACB, shielding the bump side of the MicroCSP package with opaque material should eliminate this effect. Shielding can be accomplished using materials such as silica filled liquid epoxies that are used in flip chip underfill techniques.




Figure 8. AD8605ACB Input Bias Current Response to Direct Illumination of Varying Intensity and Wavelength

MicroCSP Assembly Considerations

For detailed information on MicroCSP PCB assembly and reliability, refer to ADI Application Note AN-617 on the ADI website www.analog.com.

I-V CONVERSION APPLICATIONS

Photodiode Preamplifier Applications

The low offset voltage and input current of the AD8605 make it an excellent choice for photodiode applications. In addition, the low voltage and current noise make the amplifier ideal for application circuits with high sensitivity.




Figure 9. Equivalent Circuit for Photodiode Preamp

The input bias current of the amplifier contributes an error term that is proportional to the value of $R_{\rm F}$.

The offset voltage causes a dark current induced by the shunt resistance of the diode, R_D . These error terms are combined at the output of the amplifier and the error voltage is written:

$$E_O = V_{OS} \left(1 + \frac{R_F}{R_D} \right) + R_F I_B$$

Typically, R_F is much smaller than R_D , thus R_F/R_D can be ignored.

At room temperature, the AD8605 has an input bias current of 0.2 pA and an offset voltage of 100 μV . Typical values of R_D are in the range of 1 $G\Omega$.

For the circuit shown in Figure 9, the output error voltage is approximately $100~\mu V$ at room temperature, increasing to about 1~mV at $85^{\circ}C$.

The maximum achievable signal bandwidth is

$$f_{MAX} = \sqrt{\frac{f_t}{2\pi R_F C_T}}$$

where f_t is the unity gain frequency of the amplifier.

Audio and PDA Applications

The AD8605's low distortion and wide dynamic range make it a great choice for audio and PDA applications, including microphone amplification and line output buffering.

Figure 10 shows a typical application circuit for headphone/line out amplification.

R1 and R2 are used to bias the input voltage at half the supply. This maximizes the signal bandwidth range. C1 and C2 are used to ac couple the input signal. C1 and R2 form a high-pass filter whose corner frequency is $1/2\pi R1C1$.

The high output current of the AD8605 allows it to drive heavy resistive loads.

REV. C –13–

The circuit of Figure 10 was tested to drive a 16 W headphone. The THD + N is maintained at approximately –60 dB throughout the audio range.




Figure 10. Single-Supply Headphone/Speaker Amplifier

Instrumentation Amplifiers

The low offset voltage and low noise of the AD8605 make it a great amplifier for instrumentation applications.

Difference amplifiers are widely used in high accuracy circuits to improve the common-mode rejection ratio.

Figure 10 shows a simple difference amplifier. The CMRR of the circuit is plotted versus frequency. Figure 11 shows the commonmode rejection for a unity gain configuration and for a gain of 10.

Making (R4/R3) = (R2/R1) and choosing 0.01% tolerance yields a CMRR of 74 dB and minimizes the gain error at the output.




Figure 11. Difference Amplifier CMRR vs. Frequency

D/A Conversion

The low input bias current and offset voltage of the AD8605 make it an excellent choice for buffering the output of a current output DAC.

Figure 12 shows a typical implementation of the AD8605 at the output of a 12-bit DAC.




Figure 12. Simplified Circuit of the DAC8143 with AD8605 Output Buffer

The DAC8143 output current is converted to a voltage by the feedback resistor. The equivalent resistance at the output of the DAC varies with the input code, as does the output capacitance.

To optimize the performance of the DAC, insert a capacitor in the feedback loop of the AD8605 to compensate the amplifier from the pole introduced by the output capacitance of the DAC. Typical values for C_F are in the range of 10 pF to 30 pF; it can be adjusted for the best frequency response. The total error at the output of the op amp can be computed by the formula:

$$E_O = V_{OS} \left(1 + \frac{R_F}{Req} \right)$$

where Req is the equivalent resistance seen at the output of the DAC. As mentioned above, Req is code dependant and varies with the input. A typical value for Req is 15 k Ω . Choosing a feedback resistor of 10 k Ω yields an error of less than 200 μ V.

Figure 13 shows the implementation of a dual-stage buffer at the output of a DAC. The first stage is used as a buffer. Capacitor C1, with Req, creates a low-pass filter and thus provides phase lead to compensate for frequency response. The second stage of the AD8606 is used to provide voltage gain at the output of the buffer.

Grounding the positive input terminals in both stages reduces errors due to the common-mode output voltage. Choosing R1, R2, and R3 to match within 0.01% yields a CMRR of 74 dB and maintains minimum gain error in the circuit.





Figure 13. Bipolar Operation

OUTLINE DIMENSIONS

5-Lead Small Outline Transistor Package [SOT-23] (RT-5)

Dimensions shown in millimeters




COMPLIANT TO JEDEC STANDARDS MO-178AA

14-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-14)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AB
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters




COMPLIANT TO JEDEC STANDARDS MO-187AA

8-Lead Standard Small Outline Package [SOIC] Narrow Body

(R-8)


Dimensions shown in millimeters and (inches)



COMPLIANT TO JEDEC STANDARDS MS-012AA
CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
(IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

14-Lead Thin Shrink Small Outline Package [TSSOP] (RU-14)


Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-153AB-1

5-Bump 2 × 1 × 2 Array MicroCSP [WLCSP] (CB-5)

Dimensions shown in millimeters



REV. C –15–

Revision History

Location	Page
7/03—Data Sheet changed from REV. B to REV. C.	
Changes to FEATURES	
Change to GENERAL DESCRIPTION	
Addition to FUNCTIONAL BLOCK DIAGRAMS	
Addition to ABSOLUTE MAXIMUM RATINGS	
Addition to ORDERING GUIDE	
Change to equation in Maximum Power Dissipation section	
Added LIGHT SENSITIVITY section	
Added new Figure 8 and renumbered subsequent figures	
Added new MicroCSP Assembly Considerations section	
Changes to Figure 9	
Change to equation in Photodiode Preamplifier Applications section	
Changes to Figure 12	
Change to equation in D/A Conversion section	
Updated OUTLINE DIMENSIONS	
3/03—Data Sheet changed from REV. A to REV. B.	
Edits to FUNCTIONAL BLOCK DIAGRAM	
Edits to ABSOLUTE MAXIMUM RATINGS	
Edits to ORDERING GUIDE	
Edits to Figure 9	
Updated OUTLINE DIMENSIONS	
11/02—Data Sheet changed from REV. C to REV. A.	
Change to ELECTRICAL CHARACTERISTICS	
Edits to ABSOLUTE MAXIMUM RATINGS	
Updated ORDERING GUIDE	
Edit to TPC 6	
Updated OUTLINE DIMENSIONS	