HIGH-SPEED 1K x 8 FourPort™ STATIC RAM

IDT7050S IDT7050L

FEATURES:

· High-speed access

Military: 30/35/45ns (max.)

- Commercial: 25/30/35/45ns (max.)

Low-power operation

-- IDT7050S

Active: 750mW (typ.) Standby: 10mW (typ.)

— IDT7050L

Active: 750mW (typ.) Standby: 1.5mW (typ.)

Fully asynchronous operation from each of the four ports:

P1, P2, P3, P4

 Versatile control for write-inhibit: separate BUSY input to control write-inhibit for each of the four ports

• Battery backup operation—2V data retention

TTL-compatible; single 5V (±10%) power supply

 Available in several popular hermetic and plastic packages for both through-hole and surface mount

Military product compliant to MIL-STD-883, Class B

Industrial temperature range (-40°C to +85°C) is available, tested to military electrical sspecification

DESCRIPTION:

The IDT7050 is a high-speed 1K x 8 FourPort static RAM designed to be used in systems where multiple access into a common RAM is required. This FourPort static RAM offers increased system performance in multiprocessor systems

that have a need to communicate in real time and also offers added benefit for high-speed systems in which multiple access is required in the same cycle.


The IDT7050 is also designed to be used in systems where on-chip hardware port arbitration is not needed. This part lends itself to those systems which cannot tolerate wait states or are designed to be able to externally arbitrate or withstand contention when all ports simultaneously access the same FourPort RAM location.

The IDT7050 provides four independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. It is the user's responsibility to ensure data integrity when simultaneously accessing the same memory location from all ports. An automatic power down feature, controlled by CE, permits the on-chip circuitry of each port to enter a very low power standby power mode.

Fabricated using 1DT's CEMOSTM high-performance technology, this four port RAM typically operates on only 750mW of power at maximum access times as fast as 25ns. Low-power (L) versions offer battery backup data retention capability, with each port typically consuming 50μ W from a 2V battery.

The IDT7050 is packaged in a ceramic 108-pin PGA and a plastic 132-pin quad flatpack. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

FUNCTIONAL BLOCK DIAGRAM



FourPort is a trademark of Integrated Device Technology, Inc.


APRIL 1992

B1 T	80	77	74	72	69	68	65	63	60	57	54	
R/W P2	NC	A 7 P2	A 5 P2	A3 P2	A 0 P2	A 0 P3	А з Р3	A5 P3	A 7 P3	NC	R/W P3	12
BUSY P2	83 OE P2	⁷⁸ A 8 P2	76 NC	73 A 4 P2	70 A 1 P2	67 A 1 P3	64 A 4 P3	61 NC	59 A 8 P3	56 OE P3	BUSY P3	11
87 A 2 P1	86 A1 P1	B2 CE P2	79 A 9 P2	75 A 6 P2	71 A 2 P2	66 A 2 P3	62 A 6 P3	58 A o P3	55 CE P3	51 A 1 P4	50 A 2 P4	10
90 A 5 P1	88 A 3 P1	85 A o P1				-	•		52 A 0 P4	49 A 3 P4	47 A 5 P4	09
92 NC	91 A 6 P 1	89 A4 P1						48 A 4 P4	46 A ₆ P4	NC	08	
95 A 8 P1	94 A 7 P1	93 V CC			IDT	7050 08-1 ^{(1,2,3}	3)		44 GND	43 A 7 P4	42 A ₈ P4	07
96 A 9 P 1	97 NC	98 CE P1	1			VIEW			39 CE P4	NC	41 A 9 P4	06
99 R/W P1	100 OE P1	102 I/O0 P1							35 GND	37 OE P4	зв R/ W P4	05
BUSY P1	103 I/O1 P1	106 GND							GND	34 I/O ₇ P4	BUSY P4	04
104 1/O2 P1	105 ° I/O3 P1	1 I/O ₆ P1	4 Vcc	8 GND	Vcc	17 Vcc	GND	Vcc	28 I/O2 P4	32 I/O5 P4	33 I/O6 P4	03
107 I/O4 P1	2 !/O7 P1	5 I/Oo P2	7 I/O2 P2	10 I/O4 P2	13 I/O6 P2	16 I/O1 P3	19 I/O3 P3	22 I/O5 P3	24 I/O7 P3	29 I/O3 P4	30 I/O4 P 4	02
108 1/O5 P1	3 NC	6 I/O1 P2	9 I/O3 P2	11 I/O5 P2	14 I/O7 P2	15 I/Oo P3	18 I/O2 P3	20 I/O4 P3	23 1/O6 P3	26 I/Oo P4	27 I/O1 P4	01
A	В	С	D	E	F	G	Н	J	K	L	M 2698 drw 0	2

NOTES:

Designator

- All Vcc pins must be connected to the power supply.
 All GND pins must be connected to the ground supply.
 NC denotes no connect pin.



NOTES:

- 1. All Vcc pins must be connected to the power supply.
- 2. All GND pins must be connected to the ground supply.
- 3. NC denotes no connect pin.

PIN CONFIGURATIONS

Symbol	Pin Name
Ao P1 - Ag P1	Address Lines – Port 1
Ao P2 - A9 P2	Address Lines - Port 2
Ao P3 - A9 P3	Address Lines - Port 3
Ao P4 - A9 P4	Address Lines - Port 4
VOo P1 - VO7 P1	Data I/O - Port 1
I/Oo P2 - I/O7 P2	Data I/O – Port 2
I/Oo P3 - I/O7 P3	Data I/O – Port 3
I/Oo P4 - I/O7 P4	Data I/O - Port 4
R/W P1	Read/Write - Port 1
R/₩ P2	Read/Write - Port 2
R/W P3	Read/Write - Port 3
R/W P4	Read/Write Port 4
GND	Ground
CEP1	Chip Enable – Port 1
CE P2	Chip Enable - Port 2
CE P3	Chip Enable - Port 3
CE P4	Chip Enable - Port 4
ŌĒ P1	Output Enable - Port 1
ŌĒ P2	Output Enable - Port 2
OE P3	Output Enable - Port 3
OE P4	Output Enable - Port 4
BUSY P1	Write Disable – Port 1
BUSY P2	Write Disable - Port 2
BUSY P3	Write Disable - Port 3
BUSY P4	Write Disable - Port 4
Vcc	Power

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
Та	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Тѕтс	Storage Temperature	-55 to +125	-65 to +150	°C
lout	DC Output Current	50	50	mA

NOTE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed V∞ + 0.5V.

CAPACITANCE (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = OV	11	рF
Соит	Output Capacitance	Vout = 0V	11	pF

NOTE:

1. This parameter is determined by device characterization but is not production tested.

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V ± 10%
Commercial	0°C to +70°C	0V	5.0V ± 10%

2698 tbl 04

RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit	
Vcc	Supply Voltage	4.5	5.0	5.5	٧	
GND	Supply Voltage	0	0	0	٧	
VIH	Input High Voltage	2.2	_	6.0 ⁽²⁾	٧	
VIL	input Low Voltage	-0.5 ⁽¹⁾		0.8	V	

NOTE:

- 1. V_{IL} (min.) = -3.0V for pulse width less than 20ns.
- 2. VTERM must not exceed Vcc + 0.5V.

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE (Vcc = $5.0V \pm 10\%$)

			IDT7	050S	IDT7		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit
lu	Input Leakage Current ⁽⁷⁾	Vcc = 5.5V, Vin = 0V to Vcc	_	10	_	5	μА
lto	Output Leakage Current	CE = VIH, VOUT = 0V to VCC		10	_	5	μА
Vol	Output Low Voltage	IoL = 4mA		0.4	_	0.4	V
V OH	Output High Voltage	Iон = -4mA	2.4	_	2.4	_	٧

2698 tbl 06

DC ELECTRICAL CHARACTERISTICS OVER THE OPERATING TEMPERATURE AND SUPPLY VOLTAGE RANGE^(1, 2, 6) (Vcc = $5.0V \pm 10\%$)

		Test			IDT70	50x25 ⁽³⁾	IDT70	50x30	IDT7050x35		IDT7050x45		
Symbol	Parameter	Condition	Versio	n	Тур.	Max.	Тур.	Max.	Тур.	Max.	Тур.	Max.	Unit
lcc1	Operating Power Supply Current	CE ≤ VIL Outputs Open	MIL.	SL		1 1	150 150	360 300	150 150	360 300	150 150	360 300	mA
	(All Ports Active)	$f = O^{(4)}$	COM'L.	SL	150 150	300 250	150 150	300 250	150 150	300 250	150 150	300 250	
ICC2	Dynamic Operating Current	CE ≤ VIL Outputs Open	MIL.	S L	_	_	220 190	400 335	210 180	395 330	195 170	390 325	mA
	(All Ports Active)	f = fMAX ⁽⁵⁾	COM'L.	S L	225 195	350 305	220 190	340 295	210 180	335 290	195 170	330 285	
ISB	Standby Current (All Ports — TTL	CE ≥ VIH f = fMAX ⁽⁵⁾	MIL.	S	_	-	45 40	115 85	40 35	110 80	35 30	105 75	mA
	Level Inputs)		COM'L.	S	60 50	85 70	45 40	80 65	40 35	75 60	35 30	70 55	
İSB1	Full Standby Current (All Ports — All	All Ports CE ≥ Vcc - 0.2V	MIL.	S	_	_	1.5 .3	30 4.5	1.5 .3	30 4.5	1.5 .3	30 4.5	mA
	CMOS Level Inputs)	$VIN \ge VCC - 0.2V \text{ or } VIN \le 0.2V, f = 0^{(4)}$	COM'L.	S	1.5 .3	15 1.5	1.5 .3	15 1.5	1.5	15 1.5	1.5 .3	15 1.5	

NOTES:

- 2698 tbl 07
- "x" in part number indicates power rating (S or L).
 Vcc = 5V, Ta = +25°C for Typ.
- 3. 0°C to +70°C temperature range only.
- 4. f = 0 means no address or control lines change.
- 5. At f = fMAX, address and control lines (except Output Enable) are cycling at the maximum frequency read cycle of 1/trac, and using "AC Test Conditions" of input levels of GND to 3V.
- 6. For the case of one port, divide the appropriate current by four.
- 7. At Vcc≤2.0V input leakages are undefined.

DATA RETENTION CHARACTERISTICS OVER ALL TEMPERATURE RANGES


(L Version Only) VLC = 0.2V, VHC = VCC - 0.2V

Symbol	Parameter	Test Cond	ition	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V	2.0	_	ĺ	٧	
ICCDR	Data Retention Current	CE ≥ VHC	MIL.	_	25	1800	μA
		Vin ≥ VHC or ≤ VLC	COM'L.	_	25	600	
tcdR ⁽³⁾	Chip Deselect to Data Retention Time	1		0	-	_	ns
tR ⁽³⁾	Operation Recovery Time]		tnc ⁽²⁾		_	ns

NOTES:

- 1. VCC = 2V, TA = +25°C
- 2. trc = Read Cycle Time
- 3. This parameter is guaranteed but not tested.


LOW Vcc DATA RETENTION WAVEFORM



AC TEST CONDITIONS

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figures 1 & 2

2698 tbi 09



*Including scope and jig Figure 1. Equivalent Output Load




Figure 2. Output Load (for tLZ, tHZ, tWZ, tOW)

AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

		IDT7050S25 ^(1,3) IDT7050L25 ^(1,3)		IDT7050S30 IDT7050L30		IDT7050S35 IDT7050L35		IDT7050S45 IDT7050L45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CY	CLE	<u> </u>								
trc	Read Cycle Time	25	_	30		35	<u> </u>	45		ns
taa	Address Access Time	 -	25	_	30	T	35		45	ns
tace	Chip Enable Access Time	-	25	_	30	T	35		45	ns
tage	Output Enable Access Time	_	15	_	20	-	25	<u> </u>	30	ns
ton	Output Hold from Address Change	0	_	0	_	0		0		ns
tLZ	Output Low Z Time ^(1, 2)	3		3	_	5	_	5		ns
tHZ	Output High Z Time ^(1, 2)	 -	15	_	15	T -	15		20	ns
tpu	Chip Enable to Power Up Time ⁽²⁾	0		0	_	0	—	0	<u> </u>	ns
tPD	Chip Disable to Power Down Time ⁽²⁾	 	20	—	30		50	<u> </u>	50	ns


NOTES:

- 1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).
- This parameter is guaranteed but not tested.
- 3. 0°C to +70°C temperature range only.


2698 tbl 10

6

TIMING WAVEFORM OF READ CYCLE NO. 1, ANY PORT^(1, 2, 4)



TIMING WAVEFORM OF READ CYCLE NO. 2, ANY PORT^(1, 3)



NOTES:

- R/W is high for Read Cycles.
 Device is continuously enabled, CE = VIL.
- Addresses valid prior to or coincident with CE transition low.
 OE = VIL.

AC ELECTRICAL CHARACTERISTICS OVER THE **OPERATING TEMPERATURE AND SUPPLY VOLTAGE**

		IDT7050S25 ⁽⁷⁾ IDT7050L25 ⁽⁷⁾		IDT7050S30 IDT7050L30		IDT7050S35 IDT7050L35		IDT7050S45 IDT7050L45		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE C	YCLE									
twc	Write Cycle Time	25	_	30		35		45		ns
tEW	Chip Enable to End of Write	20		25	_	30		35		ns
taw	Address Valid to End of Write	20	_	25		30		35		ns
tas	Address Set-up Time	0	_	0	_	0		0		ns
twp	Write Pulse Width ⁽³⁾	20		25	-	30		35		ns
twn	Write Recovery Time	5	_	5	_	5	_	5		ns
tow	Data Valid to End of Write	15	_	15		20		20		ns
tHZ	Output High Z Time ^(1, 2)	_	15		15		15		20	ns
tDH	Data Hold Time	0	<u> </u>	0		0		0_	_	ns
twz	Write Enabled to Output in High $Z^{(1,2)}$	T	15	_	15	_	15		20	ns
tow	Output Active from End of Write ^(1, 2)	0	_	0		0		0		ns
twoo	Write Pulse to Data Delay ⁽⁴⁾	T	45		50	_	55		65	ns
todo	Write Data Valid to Read Data Delay(4)	 	35		40	_	45	<u> </u>	55	ns
BUSY IN	PUT TIMING									
twB	Write to BUSY ⁽⁵⁾	0		0		0		0		ns
twн	Write Hold After BUSY ⁽⁶⁾	15		20		20		20		ns

NOTES:

1. Transition is measured ±500mV from low or high impedance voltage with load (Figures 1 and 2).


2. This parameter is guaranteed but not tested.

3. Specified for OE at high (refer to "Timing Waveform of Write Cycle", Note 7).


- Operation of the control of the contro
- 5. To ensure that the write cycle is inhibited during contention.
- 6. To ensure that a write cycle is completed after contention.

7. 0°C to +70°C temperature range only.

TIMING WAVEFORM OF WRITE CYCLE NO. 1, R/ \overline{W} CONTROLLED TIMING^(1, 2, 3, 7)



TIMING WAVEFORM OF WRITE CYCLE NO. 2, $\overline{\text{CE}}$ CONTROLLED TIMING^(1, 2, 3, 5)




NOTES:

- 1. R/W or CE must be high during all address transitions
- A write occurs during the overlap (tew or twp) of a low \overline{CE} and a low R/W. twn is measured from the earlier of \overline{CE} or R/W going high to the end of write cycle.
- During this period, the I/O pins are in the output state, and input signals must not be applied.

 If the CE low transition occurs simultaneously with or after the R/W low transition, the outputs remain in the high impedance state.
- Transition is measured ±500mV from steady state with a 5pF load (including scope and jig). This parameter is sampled and not 100% tested.
- 7. If OE is low during a R/W controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off data to be placed on the bus for the required tow. If OE is high during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified twp.


TIMING WAVEFORM OF READ WITH PORT-TO-PORT DELAY(1, 2, 3)



NOTES:

- 1. Assume BUSY input at HI and CE at LO for the writing port.
- 2. Write cycle parameters should be adhered to in order to ensure proper writing.
- 3. Device is continuously enabled for any of the reading ports which has its OE at LO.

TIMING WAVEFORM OF WRITE WITH BUSY INPUT



FUNCTIONAL DESCRIPTION

The IDT7050 provides four ports with separate control, address, and I/O pins that permit independent access for reads or writes to any location in memory. These devices have an automatic power down feature controlled by \overline{CE} . The \overline{CE} controls on-chip power down circuitry that permits the respective port to go into standby mode when not selected $(\overline{CE}$ high). When a port is enabled, access to the entire memory array is permitted. Each port has its own Output Enable control (\overline{OE}) . In the read mode, the port's \overline{OE} turns on the output drivers when set LOW. READ/WRITE conditions are illustrated in the table below.

TABLE I - READ/WRITE CONTROL

Any Port ⁽¹⁾				
R/W	CE	ŌĒ	D0-7	Function
Х	Н	Х	Z	Port Disabled and in Power Down Mode
Х	Н	Х	Z	CEP1 = CEP2 = CEP3 = CEP4 = H Power Down Mode, ISB1 or ISB
Ļ	L	Х	DATAIN	Data on port written into memory ^(2, 3)
Н	L	L	DATAOUT	Data in memory output on port
Х	Х	Н	Z	High impedance outputs

NOTES:

- 1. H = HIGH, L = LOW, X = Don't Care, Z = High Impedance
- 2. If BUSY = LOW, data is not written.
- For valid write operation, no more than one port can write to the same address location at the same time.