



## **300mA High Speed LDO Regulator, Low ESR Capacitance Compatible, with On/Off Switch**

### **LM6219-3.3N5**

#### **General Description**

The LM6219-3.3N5 is highly accurate and low noise CMOS LDO voltage regulator. It offers low output noise, high ripple rejection ratio, low dropout and very fast turn-on times.

Internally LM6219-3.3N5 includes a reference voltage source, error amplifiers, driver transistors, current limiters and phase compensators. The current limiter's foldback circuit also operates as a short protect for the output current limiter and the output pin. The output voltage is set by laser trimming. LM6219-3.3N5 is fully compatible with low ESR ceramic capacitors, reducing cost and improving output stability. This high level of stability is maintained even during frequent load fluctuations, due to the excellent transient response performance and high PSRR achieved across a broad range of frequencies.

The CE function allows the output of regulator to be turned off, resulting in greatly reduced power consumption.

The LM6219-3.3N5 is available in SOT-23-5L package.

#### **Features**

- Maximum output current : 300mA
- High accuracy :  $\pm 1\%$
- Standby current : less than 0.1 $\mu$ A typ.
- Operating temperature range : -40~+85°C
- Ultra small package
- Dropout voltage : 200mV@100mA
- Low power consumption : 25 $\mu$ A typ.
- High ripple rejection : 65dB@10kHz
- Low ESD capacitor : ceramic capacitor compatible
- RoHS compliant, Pb-free package


#### **Applications**

- Mobile phones
- Portable games
- Reference voltage sources
- Cordless phones, radio communication equipment
- Cameras, video cameras
- Battery powered equipments


#### **Ordering Information**

Part Number	Package	Shipping
LM6219-3.3N5	SOT-23-5L (RoHS compliant package)	3000 pcs / Tape & Reel

## Pin Configuration



## Typical Application Circuit




## Pin Assignment

Pin Name	Pin No.	Pin Function
VIN	1	<b>Power Input</b>
VSS	2	<b>Ground.</b>
CE	3	<b>ON/OFF Control</b>
NC	4	<b>No Connection</b>
VOUT	5	<b>Output</b>

## Absolute Maximum Ratings

Parameter	Symbol	Ratings	Units
Input Voltage	V <sub>IN</sub>	7	V
Output Current	I <sub>OUT</sub>	300	mA
Output Voltage	V <sub>OUT</sub>	V <sub>SS</sub> -0.3 ~ V <sub>IN</sub> +0.3	V
CE Pin Voltage	V <sub>CE</sub>	V <sub>SS</sub> -0.3 ~ V <sub>IN</sub> +0.3	V
Continuous Total Power Dissipation	P <sub>D</sub>	250	mW
Operating Temperature Range	T <sub>opr</sub>	-40 ~ +85	°C
Storage Temperature Range	T <sub>stg</sub>	-55 ~ +125	°C

**Function Block Diagram**






**Electrical Characteristics** @  $T_A=25^{\circ}\text{C}$ ,  $V_{IN}=4.3\text{V}$ , unless otherwise specified


Parameter	Symbol	Test Conditions	Min	Typ	Max	Units	Circuits
Output Voltage	$V_{OUT}$	$I_{OUT}=30\text{mA}$	3.267	3.300	3.333	V	①
Maximum Output Current	$I_{OUTMAX}$	$V_{IN}=4.3\text{V}$	300	-	-	mA	①
Load Regulation	$\Delta V_{OUT}$	$1\text{mA} \leq I_{OUT} \leq 100\text{mA}$	-	15	50	mV	①
Load Regulation 2	$\Delta V_{OUT2}$	$1\text{mA} \leq I_{OUT} \leq 300\text{mA}$	-	-	100	mV	①
Dropout Voltage	$V_{dif1}$	$I_{OUT}=30\text{mA}$	-	60	90	mV	①
	$V_{dif2}$	$I_{OUT}=100\text{mA}$	-	200	250	mV	①
Supply	$I_{DD}$	$V_{CE}=V_{IN}=4.3\text{V}$	-	25	50	$\mu\text{A}$	②
Stand-by Current	$I_{STB}$	$V_{IN}=4.3\text{V}$ , $V_{CE}=V_{SS}$	-	0.01	0.1	$\mu\text{A}$	②
Line Regulation	$\Delta V_{OUT}/(\Delta V_{IN} \cdot V_{OUT})$	$4.3\text{V} \leq V_{IN} \leq 6\text{V}$ , $I_{OUT}=30\text{mA}$	-	0.01	0.2	%/V	①
Input Voltage	$V_{IN}$	-	2	-	6	V	-
Output Voltage Temperature Characteristics	$\Delta V_{OUT}/(\Delta T_{opr} \cdot V_{OUT})$	$I_{OUT}=30\text{mA}$ , $-40^{\circ}\text{C} \leq T_{opr} \leq 85^{\circ}\text{C}$	-	$\pm 100$	-	ppm/ $^{\circ}\text{C}$	①
Power Supply Rejection Ratio	PSRR	$V_{IN}=4.3\text{V}+1.0\text{Vp-pAC}$ $I_{OUT}=50\text{mA}$ , $f=10\text{kHz}$	-	70	-	dB	③
Current Limiter	$I_{lim}$	$V_{CE}=V_{IN}=4.3\text{V}$	-	380	-	mA	①
Short Circuit Current	$I_{SHORT}$	$V_{CE}=V_{IN}=4.3\text{V}$	-	50	-	mA	①
CE 'High' Level	$V_{CEH}$	-	1.6	-	$V_{IN}$	V	①
CE 'Low' Level	$V_{CEL}$	-	-	-	0.25	V	①
CE 'High' Level Current	$I_{CEH}$	$V_{CE}=V_{IN}=4.3\text{V}$	-0.1	-	0.1	$\mu\text{A}$	②
CE 'Low' Level Current	$I_{CEL}$	$V_{IN}=4.3\text{V}$ , $V_{CE}=V_{SS}$	-0.1	-	0.1	$\mu\text{A}$	②

**Test Circuits**


Circuit ①



Circuit ②



Circuit ③




\*Test Circuit VCE(CE Pin Voltage)

Active  $V_{CE}=V_{IN}$ ; Standby  $V_{CE}=V_{SS}$

## Operational Explanation

### •Output Voltage Control

The voltage divided by resistors R1 & R2 is compared with the internal reference voltage by the error amplifier. The P-channel MOSFET, which is connected to the V<sub>OUT</sub> pin, is then driven by the subsequent output signal. The output voltage at the V<sub>OUT</sub> pin is controlled and stabilized by a system of negative feedback. The current limit circuit and short protect circuit operate in relation to the level of output current. Further, the IC's internal circuitry can be shutdown via the CE pin's signal



### •Low ESR Capacitors

With the LM6219-3.3N5, a stable output voltage is achievable even if used with low ESR capacitors as a phase compensation circuit is built-in. In order to ensure the effectiveness of the phase compensation, we suggest that an output capacitor (C<sub>L</sub>) is connected as close as possible to the output pin (V<sub>OUT</sub>) and the V<sub>SS</sub> pin. Please use an output capacitor with a capacitance value of at least 1.0μF. Also, please connect an input capacitor (C<sub>IN</sub>) of 1.0μF between the V<sub>IN</sub> pin and the V<sub>SS</sub> pin in order to ensure a stable power input.

Stable phase compensation may not be ensured if the capacitor runs out capacitance when depending on bias and temperature. In case the capacitor depends on the bias and temperature, please make sure the capacitor can ensure the actual capacitance.

### •Current Limiter, Short-Circuit Protection

The LM6219-3.3N5 includes a combination of a fixed current limiter circuit & a foldback circuit, which aid the operations of the current limiter and circuit protection. When the load current reaches the current limit level, the fixed current limiter circuit operates and output voltage drops. As a result of this drop in output voltage, the foldback circuit operates, output voltage drops further and output current decreases. When the output pin is shorted, a current of about 50mA flows.

### •CE Pin

The IC's internal circuitry can be shutdown via the signal from the CE pin with the LM6219-3.3N5. In shutdown mode, output at the V<sub>OUT</sub> pin will be pulled down to the V<sub>SS</sub> level via R1 & R2. The operational logic of the IC's CE pin is selectable (please refer to the selection guide). Although the CE pin is equal to an inverter input with CMOS hysteresis, with either the pull-up or pull-down options, the CE pin input current will increase when the IC is in operation. We suggest that you use this IC with either a V<sub>IN</sub> voltage or a V<sub>SS</sub> voltage input at the CE pin. If this IC is used with the correct specifications for the CE pin, the operational logic is fixed and the IC will operate normally. However, supply current may increase as a result of through current in the IC's internal circuitry.




## NOTES ON USE

1. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded.
2. Where wiring impedance is high, operations may become unstable due to noise and/or phase lag depending on output current. Please keep the resistance low between  $V_{IN}$  and  $V_{SS}$  wiring in particular.
3. Please wire the input capacitor ( $C_{IN}$ ) and the output capacitor ( $C_L$ ) as close to the IC as possible.
4. The IC is controlled with constant current start-up. Start-up sequence control is requested to draw a load current after even nominal output voltage rising up the output voltage.
5. CYS places an importance on improving our products and their reliability. We request that users incorporate fail-safe designs and post-aging protection treatment when using CYS's products in their systems.

**Recommended wave soldering condition**

Product	Peak Temperature	Soldering Time
Pb-free devices	260 +0/-5 °C	5 +1/-1 seconds

**Recommended temperature profile for IR reflow**




Profile feature	Sn-Pb eutectic Assembly	Pb-free Assembly
Average ramp-up rate (Tsmax to Tp)	3°C/second max.	3°C/second max.
Preheat		
-Temperature Min( $T_s$ min)	100°C	150°C
-Temperature Max( $T_s$ max)	150°C	200°C
-Time( $t_{s \text{ min}}$ to $t_{s \text{ max}}$ )	60-120 seconds	60-180 seconds
Time maintained above:		
-Temperature ( $T_L$ )	183°C	217°C
- Time ( $t_L$ )	60-150 seconds	60-150 seconds
Peak Temperature( $T_p$ )	240 +0/-5 °C	260 +0/-5 °C
Time within 5°C of actual peak temperature( $t_p$ )	10-30 seconds	20-40 seconds
Ramp down rate	6°C/second max.	6°C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.

Note : All temperatures refer to topside of the package, measured on the package body surface.



**SOT-25 Dimension**



DIM	Millimeters		Inches		DIM	Millimeters		Inches	
	Min.	Max.	Min.	Max.		Min.	Max.	Min.	Max.
A	1.050	1.250	0.041	0.049	E	1.500	1.700	0.059	0.067
A1	0.000	0.100	0.000	0.004	E1	2.650	2.950	0.104	0.116
A2	1.050	1.150	0.041	0.045	e	0.950	(BSC)	0.037	(BSC)
b	0.300	0.500	0.012	0.020	e1	1.800	2.000	0.071	0.079
c	0.100	0.200	0.004	0.008	L	0.300	0.600	0.012	0.024
D	2.820	3.020	0.111	0.119	θ	0°	8°	0°	8°

**Notes :** 1.Controlling dimension : millimeters.  
 2.Maximum lead thickness includes lead finish thickness, and minimum lead thickness is the minimum thickness of base material.  
 3.If there is any question with packing specification or packing method, please contact your local CYStek sales office.

**Material :**

- Lead :Pure tin plated.
- Mold Compound : Epoxy resin family, flammability solid burning class:UL94V-0.

**Important Notice:**

- All rights are reserved. Reproduction in whole or in part is prohibited without the prior written approval of CYStek.
- CYStek reserves the right to make changes to its products without notice.
- CYStek **semiconductor products are not warranted to be suitable for use in Life-Support Applications, or systems.**
- CYStek assumes no liability for any consequence of customer product design, infringement of patents, or application assistance.