

AN390 Application note

AVS kit guidelines

Introduction

The AC line voltage around the world varies widely. Power supply designers may overcome this problem by using a doubler / bridge switch to double the 120 V nominal AC line voltage, in case the application is plugged on 120 V AC mains. In case of operation on the 230 V AC line voltage, the doubler switch is non-active. Thus, the input voltage of the application power supply after the rectifier bridge is always close to the peak line voltage of 230 V AC line whatever is the real line voltage.

The AVS kit is used to regulate the input voltage of power supplies which are mainly switched mode power supplies (SMPS). AVS kit still allows EMC standard compliance (inrush current limitation, conducted noise, noise immunity) as soon as a proper circuit is designed.

AVS8, AVS10 and AVS12 are automatic AC line voltage selectors used in full range switch mode power supply (SMPS). These automatic line voltage selectors are made of two devices, an integrated circuit (IC) and a customized Triac. The Triac automatically modifies the structure of the input diode bridge to keep the same DC voltage range thanks to the IC control.

The purpose of this document is to describe the AVS kit features and explain how to adapt the power supply to various nominal line voltages. This document also provides technical recommendations in terms of how to implement the AVS kit in the application.

1 Doubler / bridge circuit principle

AC line voltages over the world can be divided mainly into two categories:

- 100-120 V nominal rms voltage, 50 Hz and/or 60 Hz systems (for example for Japan or USA). Electronic equipment is usually designed to run in the 88 to 132 V range.
- 220-240 V nominal rms voltage, 50 Hz and/or 60 Hz systems (for example for Europe or South Korea). Equipment has to be designed to run in the 184 to 276 V range.

The doubler / bridge circuit principle is shown in *Figure 1*. There are two modes according to the AC line voltage:

- Doubler mode: When the AC input voltage is in the 100 to 120 V range, the switch S1 is closed. During the positive half cycle of the AC line voltage, the C1 capacitor is charged to the peak line voltage. During the negative half cycle of the AC line voltage, the C2 capacitor is also charged to the peak line voltage. The voltage across series association of C1 and C2 (V_{OUT}) is then equal approximately to twice the peak line voltage.
- Bridge mode: When the line voltage is in the 220 to 240 V range, the switch S1 is open. C1 and C2 capacitors are simultaneously charged during each AC line half-cycle. V_{OUT} is then around the peak line voltage thanks to the diode bridge.



Figure 1. Doubler / Bridge circuit principle



2 AVS description

2.1 Kit description

The AVS kit circuit replaces the traditional manual switch found in some appliance power supplies. This circuit eliminates SMPS failures incurred by inadvertently positioning the mechanical switch in the wrong position. This solution improves the power supply reliability with a reduced size and a low cost solution.

The AVS kit is composed of two devices:

- A Triac specially designed for this application. This Triac is called AVS08CB or AVS10CB or AVS12CB in a TO220 package.
- A controller (AVS1ACP08 or AVS1BCP08) which senses the AC line voltage. This IC is
 optimized for low consumption and high security triggering of the Triac. The IC
 controller is available in an 8 pin DIPS package.

There are three AVS kits each dedicated to a particular power range:

- AVS08: Used for SMPS < 200 W. AVS08 is composed of an AVS1BCP08 controller and an AVS08CB Triac.
- AVS10: Used for SMPS up to 300 W. AVS10 is composed of an AVS1ACP08 controller and an AVS10CB Triac.
- AVS12: Used for SMPS up to 500 W. AVS12 is composed of an AVS1ACP08 controller and an AVS12CB Triac.

2.2 AVS implementation

A typical application diagram for the AVS is shown in *Figure 2* and *Figure 3*. *Figure 2* defines the application schematic with a DC resistive power supply (D1, R5, R6, C2) and *Figure 3* defines the application schematic with a capacitive power supply (D1, D2, R5, C2, C3). To reduce the standby power supply the capacitive power supply is preferred. Component values used with the AVS kit are defined in *Appendix A*. *Appendix B* defines the printed AVS board.

The AC switch automatically modifies the structure of the input diode bridge to keep the same DC voltage range. The AVS is compatible with 50 and 60 Hz mains frequency and operates on two mains voltage ranges:

- On range I (100 to 120 V rms): The AC line rms voltage can vary from 88 to 132 V and the Triac remains on. The bridge operates as a voltage doubling circuit.
- On range II (220 to 240 V rms): The AC line voltage varies from 184 to 276 V and the Triac is off. The circuit operates as a full wave bridge.

AN390





Figure 2. AVS kit implementation with a DC resistive power supply

Figure 3. AVS kit implementation with a DC capacitive power supply



DocID3572 Rev 4



Note T2, RG, R Lim, C_ Lim and D Lim are components which define the inrush current limiter circuit. A non-sensitive T2 Triac must be used to ensure a good dV/dt characteristic. R Lim resistor is short circuited by the Triac just after the power supply is started. This to limit the power losses of the power supply compare to the classical solution with NTC thermistor.

2.3 IC power supply

The DC power supply of the AVS can be implemented with a DC resistive or a capacitive power supply. The series circuit D_1 , R_5 , R_6 and C_2 define the DC resistive power supply (see *Figure 2*). The series circuit D_1 , D_2 , R_5 , C_3 and C_2 define the DC capacitive power supply (see *Figure 3*). To reduce the standby power supply a DC capacitive power supply is preferred.

Pin 1 of the AVS IC, V_{SS} , is a shunt regulator that provides a -9 V (typ.) output. The structure of the supply regulator is a shunt regulator and its current must be lower than 30 mA. In order to have good behavior of the circuit against mains voltage spikes, pin 4 (V_{DD}) of the integrated circuit has to be connected directly with A1 of the Triac.

Equation 1 and *Equation 2* define respectively R_5 and R_6 resistors value for the DC resistive power supply and C_3 capacitor value for the capacitive power supply.

 I_{CI} is the average current supplied to the IC in doubler mode. As the Triac gate current is pulsed the I_{CI} is equal to 3 mA.

Equation 1

$$(\mathsf{R}_{5} + \mathsf{R}_{6}) = \frac{\mathsf{V}_{\mathsf{RMS}_Min} \cdot \sqrt{2}}{\mathsf{I}_{\mathsf{CI}} \cdot \pi}$$

Equation 2

$$C_{3} = \frac{1}{2 \cdot \pi \cdot F_{Min} \cdot \sqrt{\left(\frac{V_{RMS_Min}}{I_{CI}} \cdot \frac{\sqrt{2}}{\pi}\right)^{2} - (R_{5})_{Max}^{2}}$$

Equation 3 and *Equation 4* define the power dissipated respectively by the DC resistive and capacitive power supply without considering the losses through the diode and the AVS IC voltage regulator.

Equation 3

$$\mathsf{P}_{\mathsf{R}_\mathsf{Max}} = \frac{\left(\mathsf{V}_{\mathsf{RMS}_\mathsf{Max}}\right)^2}{2 \cdot \left(\mathsf{R}_5 + \mathsf{R}_6\right)_{\mathsf{Min}}}$$

Equation 4

$$P_{C_{Max}} = (R_5)_{Max} \cdot \frac{(V_{RMS_{Max}})^2}{(R_5)^2_{Min} \cdot \frac{1}{(2 \cdot \pi \cdot F_{Max} \cdot C_{3_{Max}})^2}}$$





Where:

- F is the AC line frequency
- R₅ and R₆ are the supply resistors for the DC resistive power supply
- R₅ the inrush limiter for the DC capacitive power supply
- V_{RMS Min} the minimum rms AC line voltage
- C₂ the bulk capacitor
- C₃ the supply capacitor for the DC capacitive power supply

Table 1 gives the components value of the DC resistive and capacitive power supplies whatever the AC line voltage value.

DC power supply	R5	R6	C2	C3
Resistive	9.1 kΩ at 5% 1 Watt	9.1 kΩ at 5% 1 Watt	33 µF at 16 V 10%	Not applicable
Capacitive	100 Ω at 5% 2 Watt	Not applicable	33 µF at 16 V 10%	220 nF at 400V AC X2

Table 1. DC resistive and capacitor power supply components value

2.4 AVS block description

Figure 4 shows the block diagram of the AVS IC. Advantages of this AVS integrated circuit are ease of circuit design, lower power dissipation, a smaller component count and additional safety features.

Figure 4. AVS block diagram



Δ7/

2.4.1 Parasitic filter

The Triac of the AVS kit is a sensitive gate Triac specified to remain off when subjected to dV/dt of 50 V/µs. Circuit layout is critical in preventing false dV/dt turn on of the Triac. The IC of the AVS kit circuit has a built in digital filter that suppresses the effect of all spikes of less than 200 µs duration.

2.4.2 Gate current pulses

Pin 5 drives the gate of the Triac through a 390 Ω resistor (5%). The gate current is made up of a pulse train that has a typical duration of around 23 µs (45 kHz ±5%). The duty cycle of the pulses is typically 10%. Resistor R3 and capacitor C1 set the oscillator frequency through Pins 2 and 3.

2.4.3 AVS start up

The Triac triggering is valid (on range I) after the validation of power on reset (charge of supply capacitor C) and a delay of 8 mains periods (see *Figure 5*) to permit the charge of the bulk SMPS input capacitors (C1 and C2) and to ensure the AC line voltage is stable on range II.



Equation 5 and *Equation 6* define the delay time between the power on and the Triac triggering respectively with a resistive (*Figure 2*) and capacitive power supply (*Figure 3*). This time takes into account the time to DC power supply output reaches the power on reset activation voltage ($V_{razht} = 0.89 \cdot V_{reg}$) of the IC control and the delay of 8 mains periods.

Equation 5

$$td_{Resistive} = \left(\frac{0.89 \cdot Vreg \cdot (R_5 + R_6) \cdot C_{2_Max}}{\left(Vrms_Min \cdot \frac{\sqrt{2}}{\pi}\right) - ((R_5 + R_6) \cdot Iss_qc)}\right) + \left(\frac{8}{F_{Min}}\right)$$



Equation 6

$$td_{Capacitive} = \left(\frac{0.89 \cdot Vreg \cdot C_{2_{Max}}}{\left(\frac{Vrms_Min}{\sqrt{R_{5_{Max}}^2 + (\frac{1}{2 \cdot \pi \cdot C_{3_{Min}}})^2} - Iss_qc}\right) + \left(\frac{8}{F_{Min}}\right)$$

With:

- F the AC line frequency
- R₅ and R₆ the supply resistors for the DC resistive power supply
- R₅ the inrush limiter for the DC capacitive power supply
- V_{RMS Min} the minimum rms AC line voltage
- C₂ the bulk capacitor
- V_{reg} the voltage regulated
- I_{SS ac} the quiescent supply current of the AVS circuit = 0.7 mA

With the component values define in *Appendix A* or in *Table 1*, the delay time is around 250 ms for a DC resistive and a capacitive power supply in the worst case.

2.4.4 AC line voltage detection

The Triac control is implemented through a comparison of the AC line voltage (V_M on pin 8) with an internal threshold voltage (V_{TH}). When the AC mains voltage increases from range I to range II the Triac gate current is removed. The doubler circuit is turned off within one mains period (The Triac can only turn off when its current reach zero). That means the delay between line voltage increase and doubler circuit turn-off can reach up to 16.7 ms or 20 ms respectively for 60 and 50 Hz operations.

Equation 7 defines the condition on the voltage across the pin 8 of the IC control to remove the Triac gate pulses (bridge mode). *Equation 8* defines the condition on the voltage across the pin 8 of the IC control to apply the Triac gate pulses (doubler mode).

 $\begin{array}{l} \text{Equation 7} \\ \text{V}_{\text{M}} > \text{V}_{\text{TH}} \quad (\text{V}_{\text{thres1}}) \end{array}$

Equation 8 $V_{\rm M} < V_{\rm TH} - V_{\rm H} \quad (V_{\rm thres2})$

With V_{TH} typ = 4.25 V and V_H typ = 0.4 V

When the mains voltage drops from range II to range I there are two options according to the pin 7 level. Typical timing diagrams for the two modes are given in *Figure 6* and *Figure 7*.



- V_{Mode} (Pin 7) = V_{DD}: The Triac triggering pulse is activated 8 AC line periods after the power on reset of the IC and if a low line voltage is sensed. If the AC line voltage changes from typically 110 V to 230 V, then the AVS circuit turns the Triac off. If the AC line voltage changes back from 230 V to 110 V, the AVS IC controller waits 8 mains cycles before to turn the Triac on (see *Figure 6*). This is done to check if the AC line voltage dip.
- V_{Mode} (Pin 7) = V_{SS}: The Triac control remains locked to range II until circuit reset. This means that if the device is turned into a bridge mode, it will remain in the bridge mode, even if the AC line voltage suddenly dips into the 110 V range (see *Figure 7*).







Figure 7. Timing Diagram with V_{mode} (Pin 7) = V_{SS}



DocID3572 Rev 4

The AC line voltage measurement is implemented through the detection of the AC line peak voltage. R_1 and R_2 resistor values are defined according *Equation 9*, *Equation 10* and *Equation 11*.

Equation 9 defines the condition for R_1 and R_2 resistors to limit the power dissipation and to improve the AC line voltage measurement.

Equation 9 800 k Ω < R₁+ R₂< 2 M Ω

Equation 10 defines R1 and R2 resistors to switch from doubler operation to bridge operation (from range I to range II).

Equation 10

$$\frac{R_2}{R_1} = \left(\text{Max rms voltage on range I} - \frac{V_{\text{REG}}}{\sqrt{2}} \right) \cdot \frac{\sqrt{2}}{V_{\text{TH}}} - 1$$

Where:

- V_{REG} typ = -9 V
- V_{TH} typ = 4.25 V

Equation 11 defines R1 and R2 resistors to switch from bridge operation to doubler operation (from range II to range I).

Equation 11

$$\frac{R_2}{R_1} = \left(\left(\text{Max rms voltage on range II} - \frac{V_{\text{REG}}}{\sqrt{2}} \right) \cdot \frac{\sqrt{2}}{V_{\text{TH}} - V_{\text{H}}} \right) - 1$$

Where:

- V_{REG} typ = -9 V
- V_{TH} typ = 4.25 V
- V_H typ = 0.4 V

For rms voltage on range I (110 V) and II (230 V) R_2 and R_1 resistor values are respectively 18 k Ω and 1 M Ω at 1%.



3 Thermal rating of Triac

The knowledge of the maximum Triac current IT_M and the current pulse width t_p in the worst case conditions allows the definition of the Triac power dissipation (see *Equation 12* and *Equation 13*).

Where:

- IT_{RMS} is the rms Triac current
- V_{t0} the threshold voltage of the Triac
- Rt the on state of the Triac
- F the AC line frequency.

Equation 12

$$\mathsf{P}_{\mathsf{T}} = 4 \cdot \mathsf{t}_{\mathsf{p}} \cdot \mathsf{F} \cdot \mathsf{IT}_{\mathsf{M}} \cdot \frac{\mathsf{V}_{\mathsf{to}}}{\mathsf{\pi}} + (\mathsf{R}_{\mathsf{t}} \cdot \mathsf{t}_{\mathsf{p}} \cdot \mathsf{F} \cdot (\mathsf{IT}_{\mathsf{M}})^2)$$

With

Equation 13

 $IT_{RMS} = IT_{M} \cdot \sqrt{t_{p}} \cdot \sqrt{F}$

Equation 14 and *Equation 15* define the junction temperature of the Triac according to the ambient to junction thermal resistance and case to junction thermal resistance.

Equation 14 $T_J - T_C = R_{TH(i-c)AC} \cdot P_T$

Equation 15 $T_c - T_{amb} = R_{TH(c-a)} \cdot P_T$

For example, *Figure 8* (left) gives losses P_T versus IT_{RMS} for this application dedicated for the AVS10CB Triac. *Figure 8* (right) allows the evaluation of the external heat sink R_{TH} versus P_T and T_{amb} when $T_j = 110$ °C for the same Triac. These curves come from *Equation 10, Equation 11, Equation 12* and *Equation 13*.





Figure 8. AVS thermal management



4 Conclusion

This paper describes an efficient way of implementing an automatic doubler/bridge circuit. The primary use of this circuit is in 75 W to 500 W SMPS. Other innovative uses are possible.

The main advantages of the AVS solution are:

- High efficiency: Losses are just 2 W vs. 5 to 10 W for discrete schemes.
- **Safety**: Uses digital spike suppression, hysteresis, validation of range, a failsafe mode and good control.
- Space optimization: Small supply resistor and good reliability.
- Ease of use: Eliminates errors when the line range has to be selected manually by the end user.
- Available solutions for various power ranges:
 - AVS08 < 200 W
 - AVS10 up to 300 W
 - AVS12 up to 500 W

Appendix A AVS bill of material

Components		Qty	Reference	Observations	Supplier
Resistor		1	R1	1 kΩ at 1%	ND
Resistor		1	R2	18 MΩ at 1%	ND
Resistor		1	R3	91 kΩ at 1%	ND
Resistor		1	R4	390 Ω at 5%	ND
Resistor	DC resistance power supply	1	R5	9.1 k Ω at 5%, 1 W	ND
	Capacitive power supply			100 Ω at 5%, 2 W	ND
Resistor	DC resistance power supply	1	R6	9.1 k Ω at 5%, 1 W	ND
	Capacitive power supply			Not applicable	ND
Capacitor		1	C1	100 pF at 5%, 16 V	ND
Capacitor		1	C2	33 µF at 10%, 16 V	ND
Capacitor	Resistance power supply	0	C3	Not applicable	ND
	Capacitive power supply	1		220 nF at 400V AC X2	ND
Diode		1	D1	1N4007	ND
Diode	Resistance power supply	0	D2	Not applicable	ND
	Capacitive power supply	1	D2	1N4007	ND
Triac		1	IC2	AVS10CB / AVS12CB	ST
Integrated circuit		1	IC1	AVS1ACP08	ST

Table 2. AVS bill of material



Appendix B Printed AVS circuit with a resistive power supply



Figure 10. Component layout



Figure 11. Printed circuit layout (copper side) 1:1 scale





5 Revision history

Date	Revision	Changes	
October-1990	1	First issue.	
10-May-2004	2	Stylesheet update. No content change.	
09-Jun-2009	3	Updated <i>Figure 1</i> , <i>Figure 10</i> , <i>Figure 11</i> , and <i>Table 1</i> . Reformatted to current standards.	
09-Jan-2015	4	Added information on doubler/bridge circuit principle, IC power supply design, design and operation of the AVS IC, and the thermarating of the Triac.Added AVS08.	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics – All rights reserved



DocID3572 Rev 4