# BTS 5230GS

Smart High-Side Power Switch PROFET Two Channels, 140 m $\Omega$ 

# **Automotive Power**





T	able of Contents	Page
P	Product Summary	3
1	Overview1.1 Block Diagram1.2 Terms	5
2	Pin Configuration2.1 Pin Assignment BTS 5230GS2.2 Pin Definitions and Functions	7
3	Electrical Characteristics	
4	## Block Description and Electrical Characteristics  4.1 Power Stages  4.1.1 Output On-State Resistance  4.1.2 Input Circuit  4.1.3 Inductive Output Clamp  4.1.4 Electrical Characteristics  4.2 Protection Functions  4.2.1 Over Load Protection  4.2.2 Reverse Polarity Protection  4.2.3 Over Voltage Protection  4.2.4 Loss of Ground Protection  4.2.5 Electrical Characteristics  4.3 Diagnosis  4.3.1 ON-State Diagnosis  4.3.2 OFF-State Diagnosis  4.3.3 Sense Enable Function  4.3.4 Electrical Characteristics	10 . 10 . 11 . 13 15 . 16 . 16 . 17 18 19 20
5	Package Outlines BTS 5230GS	24
6	Revision History	25




# Smart High-Side Power Switch PROFET

**BTS 5230GS** 

## **Product Summary**

The BTS 5230GS is a dual channel high-side power switch in P-DSO-14-18 package providing embedded protective functions.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The device is monolithically integrated in Smart SIPMOS technology.



Operating voltage	$V_{ m bb(on)}$	4.5 28 V
Over voltage protection	$V_{bb(AZ)}$	41 V
On-State resistance	R <sub>DS(ON)</sub>	140 m $\Omega$
Nominal load current (one channel active)	$I_{L(nom)}$	1.8 A
Current limitation	$I_{L(LIM)}$	8 A
Current limitation repetitive	$I_{L(SCr)}$	3 A
Standby current for whole device with load	$I_{bb(OFF)}$	2.5 μΑ

#### **Basic Features**

- Very low standby current
- 3.3 V and 5 V compatible logic pins
- Improved electromagnetic compatibility (EMC)
- Stable behaviour at undervoltage
- Logic ground independent from load ground
- Secure load turn-off while logic ground disconnected
- · Optimized inverse current capability

Туре	Ordering Code	Package
BTS 5230GS	Q67065-S6135	P-DSO-14-18

Data Sheet 3 V2.0, 2005-06-13



#### **Protective Functions**

- Reverse battery protection without external components (GND resistor integrated)
- Short circuit protection
- Overload protection
- Multi-step current limitation
- Thermal shutdown with restart
- Thermal restart at reduced current limitation
- Overvoltage protection without external resistor
- Loss of ground protection
- Electrostatic discharge protection (ESD)

# **Diagnostic Functions**

- Enable function for diagnosis pins (IS1 and IS2)
- Proportional load current sense signal by current source
- Open load detection in ON-state by load current sense
- Open load detection in OFF-state by voltage source
- Feedback on over temperature and current limitation in ON-state

### **Applications**

- $\mu C$  compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- All types of resistive, inductive and capacitive loads
- Suitable for loads with high inrush currents, so as lamps
- Suitable for loads with low currents, so as LEDs
- Replaces electromechanical relays, fuses and discrete circuits

Data Sheet 4 V2.0, 2005-06-13



Overview

### 1 Overview

The BTS 5230GS is a dual channel high-side power switch (two times 140 m $\Omega$ ) in P-DSO-14-18 package providing embedded protective functions.

The Enhanced IntelliSense pins IS1 and IS2 provide a sophisticated diagnostic feedback signal including current sense function and open load in off state. The diagnosis signals can be switched on and off by the sense enable pin SEN.

An integrated ground resistor as well as integrated resistors at each input pin (IN1, IN2, SEN) reduce external components to a minimum.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The inputs are ground referenced CMOS compatible. The device is monolithically integrated in Smart SIPMOS technology.

### 1.1 Block Diagram




Figure 1 Block Diagram

Data Sheet 5 V2.0, 2005-06-13

**Overview** 

### 1.2 Terms

Following figure shows all terms used in this data sheet.




Figure 2 Terms

Symbols without channel number are channel related and valid for each channel separately



**Pin Configuration** 

# 2 Pin Configuration

# 2.1 Pin Assignment BTS 5230GS




Figure 3 Pin Configuration P-DSO-14-18

# 2.2 Pin Definitions and Functions

Pin	Symbol	I/O OD	Function
3	IN1	I	Input signal for channel 1
6	IN2	I	Input signal for channel 2
4	IS1	0	Diagnosis output signal channel 1
5	IS2	0	Diagnosis output signal channel 2
9	SEN	I	Sense Enable input for channel 1&2
12, 13	OUT1	0	Protected high-side power output channel 1
10, 11	OUT2	0	Protected high-side power output channel 2
2	GND	-	Ground connection
1, 7, 8, 14	VBB	-	Positive power supply for logic supply as well as output power supply

Data Sheet 7 V2.0, 2005-06-13



**Electrical Characteristics** 

# 3 Electrical Characteristics

# 3.1 Maximum Ratings

Stresses above the ones listed here may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability.

 $T_i$  = 25 °C (unless otherwise specified)

Pos.	Parameter	Symbol	Limit '	Values	Unit	Test
			min.	max.		Conditions
Supply	<b>Voltage</b>					
3.1.1	Supply voltage	$V_{\rm bb}$	-16	28	V	
3.1.2	Supply voltage for full short circuit protection (single pulse) $(T_j = -40^{\circ}\text{C} 150^{\circ}\text{C})$	V <sub>bb(SC)</sub>	0	20	V	$L = 8 \mu H$ $R = 0.2 \Omega^{1}$
3.1.3	Voltage at power transistor	$V_{DS}$	-	52	٧	
3.1.4	Supply Voltage for Load Dump protection	$V_{bb(LD)}$		40	V	$R_{\rm l} = 2 \Omega^{2)}$ $R_{\rm L} = 12 \Omega$
Power	Stages					
3.1.5	Load current	$I_{L}$	-	$I_{L(LIM)}$	Α	3)
3.1.6	Maximum energy dissipation	$E_{AS}$	-	0.1	J	4)
	single pulse					$I_{L(0)} = 2.1 \text{ A}$ $T_{j(0)} = 150^{\circ}\text{C}$
3.1.7	Power dissipation (DC)	P <sub>tot</sub>	-	0.9	W	$T_{a} = 85  ^{\circ}\text{C}$ $T_{j} \le 150  ^{\circ}\text{C}$
Logic I	Pins					
3.1.8	Voltage at input pin	$V_{IN}$	-5 -16	10	V	<i>t</i> ≤ 2 min
3.1.9	Current through input pin	$I_{IN}$	-2.0 -8.0	2.0	mA	<i>t</i> ≤ 2 min
3.1.10	Voltage at sense enable pin	$V_{SEN}$	-5 -16	10	V	<i>t</i> ≤ 2 min
3.1.11	Current through sense enable pin	I <sub>SEN</sub>	-2.0 -8.0	2.0	mA	<i>t</i> ≤ 2 min
3.1.12	Current through sense pin	$I_{IS}$	-25	10	mA	

Data Sheet 8 V2.0, 2005-06-13



#### **Electrical Characteristics**

 $T_i$  = 25 °C (unless otherwise specified)

Pos.	Parameter	Symbol	Limit '	Values	Unit	Test
			min.	max.		Conditions
Tempe	ratures					
3.1.13	Junction Temperature	$T_{j}$	-40	150	°C	
3.1.14	Dynamical temperature increase while switching	$\Delta T_{ m j}$	-	60	°C	
3.1.15	Storage Temperature	$T_{stg}$	-55	150	°C	
ESD Susceptibility						
3.1.16	ESD susceptibility HBM IN, SEN IS OUT	V <sub>ESD</sub>	-1 -2 -4	1 2 4	kV	according to EIA/JESD 22-A 114B

<sup>1)</sup> R and L describe the complete circuit impedance including line, contact and generator impedances

Data Sheet 9 V2.0, 2005-06-13

<sup>2)</sup> R<sub>I</sub> is the internal resistance of the Load Dump pulse generator

<sup>&</sup>lt;sup>3)</sup> Current limitation is a protection feature. Operation in current limitation is considered as "outside" normal operating range. Protection features are not designed for continuous repetitive operation.

<sup>&</sup>lt;sup>4)</sup> Pulse shape represents inductive switch off:  $I_L(t) = I_L(\theta)$  \* (1 - t /  $t_{pulse}$ ); 0 < t <  $t_{pulse}$ 

<sup>5)</sup> Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm<sup>2</sup> copper heatsinking area (one layer, 70 μm thick) for V<sub>bb</sub> connection. PCB is vertical without blown air.



**Block Description and Electrical Characteristics** 

# 4 Block Description and Electrical Characteristics

## 4.1 Power Stages

The power stages are built by a N-channel vertical power MOSFET (DMOS) with charge pump.

# 4.1.1 Output On-State Resistance

The on-state resistance depends on the supply voltage as well as the junction temperature  $T_j$ . Figure 4 shows that dependencies for the typical on-state resistance  $R_{\rm DS(ON)}$ . The on-state resistance in reverse polarity mode is described in Section 4.2.2.




Figure 4 Typical On-State Resistance

## 4.1.2 Input Circuit

**Figure 5** shows the input circuit of the BTS 5230GS. There is an integrated input resistor that makes external components obsolet. The current source to ground ensures that the device switches off in case of open input pin. The zener diode protects the input circuit against ESD pulses.




Figure 5 Input Circuit (IN1 and IN2)

Data Sheet 10 V2.0, 2005-06-13



### **Block Description and Electrical Characteristics**

A high signal at the input pin causes the power DMOS to switch on with a dedicated slope, which is optimized in terms of EMC emission.




Figure 6 Switching a Load (resistive)

## 4.1.3 Inductive Output Clamp

When switching off inductive loads with high-side switches, the voltage  $V_{OUT}$  drops below ground potential, because the inductance intends to continue driving the current.




Figure 7 Output Clamp (OUT1 and OUT2)

To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps that negative output voltage at a certain level ( $V_{OUT(CL)}$ ). See **Figure 7** and **Figure 8** for details. Nevertheless, the maximum allowed load inductance is limited.

Data Sheet 11 V2.0, 2005-06-13



## **Block Description and Electrical Characteristics**




Figure 8 Switching an Inductance

#### **Maximum Load Inductance**

While demagnization of inductive loads, energy has to be dissipated in the BTS 5230GS. This energy can be calculated with following equation:

$$E = (V_{\rm bb} - V_{\rm OUT(CL)}) \cdot \left[ \frac{V_{\rm OUT(CL)}}{R_{\rm L}} \cdot \ln \left( 1 - \frac{V_{\rm bb}}{V_{\rm OUT(CL)}} \right) + I_{\rm L} \right] \cdot \frac{L}{R_{\rm L}}$$

Following equation simplifies under the assumption of  $R_{\rm L}=0$ :

$$E = \frac{1}{2}LI_{L}^{2} \cdot \left(1 - \frac{V_{bb}}{V_{OUT(CL)}}\right)$$

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 9** for the maximum allowed energy dissipation.




Figure 9 Maximum energy dissipation single pulse,  $T_{\rm j,Start}$  = 150°C

Data Sheet 12 V2.0, 2005-06-13



# **Block Description and Electrical Characteristics**

#### 4.1.4 **Electrical Characteristics**

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Gener	al						
4.1.1	Operating voltage	$V_{bb}$	4.5		28	V	$V_{\rm IN} = 4.5 \text{ V},$ $R_{\rm L} = 12 \Omega,$ $V_{\rm DS} < 0.5 \text{ V}$
4.1.2	Operating current one channel active two channels active	$I_{GND}$		2.0 3.8	4 8	mA	V <sub>IN</sub> = 5 V
4.1.3	Standby current for whole device with load	$I_{ m bb(OFF)}$		1.5	2.5 2.5 10	μΑ	$V_{IN} = 0 \text{ V},$ $V_{SEN} = 0 \text{ V},$ $T_j = 25^{\circ}\text{C},$ $T_j = 85^{\circ}\text{C}^{1)}$ $T_j = 150^{\circ}\text{C}$
Outpu	it characteristics						
4.1.4	On-State resistance per channel	R <sub>DS(ON)</sub>			140 260	mΩ	$I_{L} = 2.5 \text{ A}$ $T_{j} = 25 \text{ °C}$ $T_{j} = 150 \text{ °C}$
4.1.5	Output voltage drop limitation at small load currents	$V_{DS(NL)}$		40		mV	<i>I</i> <sub>L</sub> < 0.15 A
4.1.6	Nominal load current per channel one channel active two channels active	$I_{L(nom)}$	1.8 1.3			A	$T_{\rm a}$ = 85 °C $T_{\rm j} \le$ 150 °C <sup>2) 3)</sup>
4.1.7	Output clamp	$V_{OUT(CL)}$	-16	-13	-10	V	$I_{L}$ = 40 mA
4.1.8	Output leakage current per channel	$I_{L(OFF)}$		0.1	4	μΑ	$V_{IN} = 0 \; V$
4.1.9	Inverse current capability	-I <sub>L(inv)</sub>		2		A	1)

**Data Sheet** 13 V2.0, 2005-06-13



## **Block Description and Electrical Characteristics**

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Therm	al Resistance						
4.1.10	Junction to case	$R_{thjc}$			48	K/W	1)
4.1.11	Junction to ambient <sup>2)</sup> one channel active all channels active	R <sub>thja</sub>		75 71		K/W	1) 2)
Input	characteristics						
4.1.12	Input resistance	$R_{IN}$	2.0	3.5	5.5	kΩ	
4.1.13	L-input level	$V_{IN(L)}$	-0.3		1.0	V	
4.1.14	H-input level	$V_{IN(H)}$	2.6		5.7	V	
4.1.15	Input hysteresis	$\Delta V_{IN}$		0.25		V	1)
4.1.16	L-input current	$I_{IN(L)}$	3	18	75	μΑ	$V_{IN}$ = 0.4 V
4.1.17	H-input current	$I_{IN(H)}$	10	38	75	μΑ	$V_{IN}$ = 5 V
Timing	js .						
4.1.18	Turn-on time to 90% V <sub>OUT</sub>	t <sub>ON</sub>		80	250	μs	$R_{\rm L} = 12 \ \Omega,$ $V_{\rm bb} = 13.5 \ { m V}$
4.1.19	Turn-off time to 10% V <sub>OUT</sub>	t <sub>OFF</sub>		100	250	μs	$R_{\rm L} = 12 \ \Omega,$ $V_{\rm bb} = 13.5 \ { m V}$
4.1.20	slew rate 30% to 70% V <sub>OUT</sub>	$dV/dt_{ON}$	0.1	0.3	0.5	V/µs	$R_{\rm L}$ = 12 $\Omega$ , $V_{\rm bb}$ = 13.5 V
4.1.21	slew rate 70% to 30% V <sub>OUT</sub>	-d $V$ / d $t_{OFF}$	0.1	0.26	0.5	V/µs	$R_{\rm L}$ = 12 $\Omega$ , $V_{\rm bb}$ = 13.5 V

<sup>1)</sup> Not subject to production test, specified by design

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing.

Data Sheet 14 V2.0, 2005-06-13

Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm $^2$  copper heatsinking area (one layer, 70  $\mu$ m thick) for V<sub>bb</sub> connection. PCB is vertical without blown air

<sup>&</sup>lt;sup>3)</sup> Not subject to production test, parameters are calculated from  $R_{\rm DS(ON)}$  and  $R_{\rm th}$ 



### 4.2 Protection Functions

The device is fully protected by embedded protection functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

#### 4.2.1 Over Load Protection

The load current  $I_{\rm OUT}$  is limited by the device itself in case of over load or short circuit to ground. There are three steps of current limitation which are selected automatically depending on the voltage  $V_{\rm DS}$  across the power DMOS. Please note that the voltage at the OUT pin is  $V_{\rm bb}$  -  $V_{\rm DS}$ . Please refer to following figure for details.




Figure 10 Current Limitation (minimum values)

Current limitation is realized by increasing the resistance of the device which leads to rapid temperature rise inside. A temperature sensor for each channel causes an overheated channel to switch off to prevent destruction. After cooling down with thermal hysteresis, the channel switches on again. Please refer to **Figure 11** for details.




Figure 11 Shut Down by Over Temperature

In short circuit condition, the load current is initially limited to  $I_{L(LIM)}$ . After thermal restart, the current limitation level is reduced to  $I_{L(SCr)}$ . The current limitation level is reset to  $I_{L(LIM)}$  by switching off the device ( $V_{IN}$  = 0 V).

Data Sheet 15 V2.0, 2005-06-13



## 4.2.2 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diode causes power dissipation. Additional power is dissipated by the integrated ground resistor. Use following fomular for estimation of total power dissipation  $P_{\sf diss(rev)}$  in reverse polarity mode.

$$P_{\text{diss(rev)}} = \sum (V_{\text{DS(rev)}} I_{\text{L}}) + \frac{{V_{\text{bb}}}^2}{R_{\text{GND}}}$$

The reverse current through the intrinsic body diode has to be limited by the connected load. The current trough sense pins IS1 and IS2 has to be limited (please refer to maximum ratings on Page 8). The over-temperature protection is not active during reverse polarity.

## 4.2.3 Over Voltage Protection

In addition to the output clamp for inductive loads as described in **Section 4.1.3**, there is a clamp mechanism for over voltage protection. Because of the integrated ground resistor, over voltage protection does not require external components.

As shown in **Figure 12**, in case of supply voltages greater than  $V_{\rm bb(AZ)}$ , the power transistor opens and the voltage across logic part is clamped. As a result, the internal ground potential rises to  $V_{\rm bb}$  -  $V_{\rm bb(AZ)}$ . Due to the ESD zener diodes, the potential at pin IN1, IN2 and SEN rises almost to that potential, depending on the impedance of the connected circuitry.




Figure 12 Over Voltage Protection

#### 4.2.4 Loss of Ground Protection

In case of complete loss of the device ground connections, but connected load ground, the BTS 5230GS securely changes to or keeps in off state.

Data Sheet 16 V2.0, 2005-06-13



#### **Electrical Characteristics** 4.2.5

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Lin	Limit Values		Unit	<b>Test Conditions</b>
			min.	typ.	max.		
Over L	oad Protection						
4.2.1	Load current limitation	$I_{L(LIM)}$	8		16	Α	$V_{DS} = 7 \; V$
		, ,	5		10	Α	$V_{\mathrm{DS}}$ = 14 V
4.2.2	Repetitive short circuit current limitation	$I_{L(SCr)}$		3		Α	1)
4.2.3	Initial short circuit shut down time	t <sub>OFF(SC)</sub>		0.5		ms	$T_{\rm j} = T_{\rm j(SC)}$ $T_{\rm jStart} = 25  ^{\circ}\text{C}^{-1)}$
4.2.4	Thermal shut down temperature	$T_{j(SC)}$	150	170 1)		°C	
4.2.5	Thermal hysteresis	$\Delta T_{ m j}$		10		K	1)
Rever	se Battery						
4.2.6	Drain-Source diode voltage (V <sub>OUT</sub> > V <sub>bb</sub> )	$-V_{DS(rev)}$			700	mV	$I_{L}$ = -1.6 A, $V_{bb}$ = -13.5 V, $T_{i}$ = 150°C
4.2.7	Reverse current through GND pin	-I <sub>GND</sub>		65		mA	$V_{\rm bb} = -13.5 \ V^{1)}$
Groun	d Circuit						
4.2.8	Integrated Resistor in	$R_{GND}$	115	220	350	Ω	<i>T</i> <sub>j</sub> < 150°C
	GND line		200		350	Ω	$T_{\rm j} = 150^{\circ}{\rm C}$
Over \	/oltage						
4.2.9	Overvoltage protection	$V_{bb(AZ)}$	41	47	53	V	$I_{\rm bb}$ = 2 mA
Loss of GND							
4.2.10	Output current while GND disconnected	$I_{L(GND)}$			2	mA	$I_{IN} = 0,^{1)} = 0,$ $I_{SEN} = 0,$ $I_{IS} = 0,$ $I_{GND} = 0$

<sup>1)</sup> Not subject to production test, specified by design

<sup>2)</sup> no connection at these pins



# 4.3 Diagnosis

For diagnosis purpose, the BTS 5230GS provides an Enhanced IntelliSense signal at pins IS1 and IS2. This means in detail, the current sense signal  $I_{\rm IS}$ , a proportional signal to the load current (ratio  $k_{\rm ILIS} = I_{\rm L} \ / \ I_{\rm IS}$ ), is provided as long as no failure mode (see **Table 1**) occures. In case of open load in off-state,  $V_{\rm IS(fault)}$  is fed to the diagnosis pin.




Figure 13 Block Diagram: Diagnosis

Table 1 Truth Table

Operation Mode	Input	Output Level	Diagnostic Output		
	Level		SEN = H	SEN = L	
Normal Operation (OFF)	L	GND	Z	Z	
Short Circuit to GND	(OFF-State)	GND	Z	Z	
Over-Temperature		Z	Z	Z	
Short Circuit to V <sub>bb</sub>		$V_{bb}$	$V_{IS} = V_{IS(fault)}$	Z	
Open Load		< V <sub>OUT(OL)</sub>	Z	Z	
		$< V_{ m OUT(OL)} \ > V_{ m OUT(OL)}$	$V_{IS} = V_{IS(fault)}$	Z	

Data Sheet 18 V2.0, 2005-06-13



Table i Truth Table	Table 1	Truth	<b>Table</b>
---------------------	---------	-------	--------------

Operation Mode	Input	Output Level	Diagnostic Output			
	Level		SEN = H	SEN = L		
Normal Operation (ON)	Н	$\sim V_{ m bb}$	$I_{\rm IS} = I_{\rm L} / k_{\rm ILIS}$	Z		
Current Limitation	(ON-State)	$< V_{ m bb}$	Z	Z		
Short Circuit to GND		~GND	Z	Z		
Over-Temperature		Z	Z	Z		
Short Circuit to V <sub>bb</sub>		$V_{bb}$	$I_{\rm IS} < I_{\rm L} / k_{\rm ILIS}$	Z		
Open Load		$V_{bb}$	Z	Z		

L = Low Level, H = High Level, Z = high impedance, potential depends on leakage currents and external circuit

# 4.3.1 ON-State Diagnosis

The standard diagnosis signal is a current sense signal proportional to the load current. The accuracy of the ratio ( $k_{\rm ILIS} = I_{\rm L} / I_{\rm IS}$ ) depends on the temperature. Please refer to **Figure 14** for details. Usually a resistor  $R_{\rm IS}$  is connected to the current sense pin. It is recommended to use sense resistors  $R_{\rm IS} > 500~\Omega$ . A typical value is 4.7 k $\Omega$ 




Figure 14 Current sense ratio  $k_{\rm ILIS}^{(1)}$ 

Data Sheet 19 V2.0, 2005-06-13

<sup>1)</sup> The curves show the behavior based on characterization data. The marked points are guaranteed in this Data Sheet in **Section 4.3.4** (Position **4.3.6**).



In case of over-current as well as over-temperature, the current sense signal is switched off. As a result, one threshold is enough to distinguish between normal and faulty operation. Open load and over-load can be differentiated by switching off the channel and using open-load detection in off-state.

Details about timings between the diagnosis signal  $I_{\rm IS}$  and the output voltgage  $V_{\rm OUT}$  and the load current  $I_{\rm L}$  in ON-state can be found in **Figure 15**.




Figure 15 Timing of Diagnosis Signal in ON-state

# 4.3.2 OFF-State Diagnosis

Details about timings between the diagnosis signal  $I_{\rm IS}$  and the output voltgage  $V_{\rm OUT}$  and the load current  $I_{\rm L}$  in OFF-state can be found in **Figure 16**.




Figure 16 Timing of Diagnosis Signal in OFF-state

For open load diagnosis in off state an external output pull-up resistor ( $R_{\rm OL}$ ) is recommended. For calculation of the pull-up resistor, just the external leakage current  $I_{\rm leakage}$  and the open load threshold voltage  $V_{\rm OUT(OL)}$  has to be taken into account.

Data Sheet 20 V2.0, 2005-06-13



$$R_{\text{OL}} = \frac{V_{\text{bb(min)}} - V_{\text{OUT(OL,max)}}}{I_{\text{leakage}}}$$

 $I_{\rm leakage}$  defines the leakage current in the complete system e.g. caused by humidity. There is no internal leakage current from out to ground at BTS 5230GS.  $V_{\rm bb(min)}$  is the minimum supply voltage at which the open load diagnosis in off state must be ensured.

To reduce the stand-by current of the system, an open load resistor switch  $(S_{OL})$  is recommended.

#### 4.3.3 Sense Enable Function

The diagnosis signals have to be switched on by a high signal at sense enable pin (SEN). See **Figure 17** for details on the timing between SEN pin and diagnosis signal  $I_{\rm IS}$ . Please note that the diagnosis is enabled, when no signal is provided at pin SEN.




Figure 17 Timing of Sense Enable Signal

The SEN pin circuit is designed equal to the input pin. Please refer to **Figure 5** for details. The resistors  $R_{\text{lim}}$  are recommended to limit the current through the sense pins IS1 and IS2 in case of reverse polarity and over-voltage. Please refer to maximum ratings on **Page 8**.

The stand-by current of the BTS 5230GS is minimized, when both input pins (IN1 and IN2) and the sense enable pin (SEN) are on low level.

Data Sheet 21 V2.0, 2005-06-13



# 4.3.4 Electrical Characteristics

 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm SEN}$  = 5 V (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>		
			min.	typ.	max.				
Open Load at OFF state									
4.3.1	Open load detection threshold voltage	$V_{OUT(OL)}$	2.0	3.2	4.4	V			
4.3.2	Sense signal in case of open load	$V_{IS(fault)}$	3.5	5.0	6.5	V	$V_{\mathrm{IN}}$ = 0 V $V_{\mathrm{OUT}}$ = 12 V $I_{\mathrm{IS}}$ = 1 mA		
4.3.3	Sense signal current limitation	$I_{IS(LIM)}$	4			mA	nA $V_{\text{IS}}$ = 0 V $V_{\text{IN}}$ = 0 V $V_{\text{OUT}}$ = 12 V		
4.3.4	Sense signal invalid after negative input slope	t <sub>d(fault)</sub>			1.2	ms	$V_{\rm IN}$ = 5 V to 0 V $V_{\rm OUT}$ = 12 V		
4.3.5	Fault signal settling time	t <sub>s(fault)</sub>			200	μs	$V_{\text{IN}}$ = 0 V $V_{\text{OUT}}$ = 0 V to $> V_{\text{OUT}(\text{OL})}$ $I_{\text{IS}}$ = 1 mA		
Load (	Current Sense		•						
4.3.6	Current sense ratio	$k_{ILIS}$					<i>V</i> <sub>IN</sub> = 5 V		
	$I_{L} = 0.04 \text{ A}$ $I_{L} = 0.34 \text{ A}$ $I_{L} = 0.6 \text{ A}$ $I_{L} = 1.0 \text{ A}$ $I_{L} = 2.6 \text{ A}$		500 1210 1210 1210 1220	1800 1490 1416 1410 1405	3100 1830 1645 1600 1590		<i>T</i> <sub>j</sub> = -40 °C		
	$I_{L} = 0.04 \text{ A}$ $I_{L} = 0.34 \text{ A}$ $I_{L} = 0.6 \text{ A}$ $I_{L} = 1.0 \text{ A}$ $I_{L} = 2.6 \text{ A}$		900 1210 1210 1210 1220	1650 1490 1416 1410 1405	2400 1830 1645 1600 1590		T <sub>j</sub> = 150 °C		
4.3.7	Current sense voltage limitation			V	$I_{\rm IS}$ = 0.5 mA $I_{\rm L}$ = 2.6 A				
4.3.8	Current sense leakage/offset current	$I_{IS(LH)}$			5	μΑ	$V_{\text{IN}}$ = 5 V $I_{\text{L}}$ = 0 A		

Data Sheet 22 V2.0, 2005-06-13



 $V_{\rm bb}$  = 9 V to 16 V,  $T_{\rm j}$  = -40 °C to +150 °C,  $V_{\rm SEN}$  = 5 V (unless otherwise specified) typical values:  $V_{\rm bb}$  = 13.5 V,  $T_{\rm j}$  = 25 °C

Pos.	Parameter	Symbol	Limit Values			Unit	<b>Test Conditions</b>
			min.	typ.	max.		
4.3.9	Current sense leakage, while diagnosis disabled	$I_{IS(dis)}$			2	μΑ	$V_{SEN} = 0 \ V$ $I_{L} = 2.6 \ A$
4.3.10	Current sense settling time to $I_{\rm IS}$ static ±10% after positive input slope	t <sub>SIS(ON)</sub>			300	μs	$V_{IN} = 0 \text{ V to 5 V}$ $I_{L} = 1.6 \text{ A}$
4.3.11	Current sense settling time to I <sub>IS</sub> static ±10% after change of load current	t <sub>SIS(LC)</sub>			50	μs	$V_{IN} = 5 \text{ V}$ $I_{L} = 0.6 \text{ A to 1}$
Sense	Enable				•		
4.3.12	Input resistance	$R_{SEN}$	2.0	3.5	5.5	kΩ	
4.3.13	L-input level	$V_{SEN(L)}$	-0.3		1.0	V	
4.3.14	H-input level	$V_{SEN(H)}$	2.6		5.7	V	
4.3.15	L-input current	$I_{SEN(L)}$	3	18	75	μΑ	$V_{SEN}$ = 0.4 V
4.3.16	H-input current	$I_{SEN(H)}$	10	38	75	μΑ	$V_{SEN}$ = 5 V
4.3.17	Current sense settling time after positive SEN slope	t <sub>SIS(SEN)</sub>		3	25	μs	$V_{\mathrm{SEN}}$ = 0 V to 5 V $V_{\mathrm{IN}}$ = 0 V $V_{\mathrm{OUT}}$ > $V_{\mathrm{OUT}}$
4.3.18	Current sense deactivation time after negative SEN slope	t <sub>dIS(SEN)</sub>			25	μs	$V_{\text{SEN}} = 5 \text{ V to 0 V}$ $I_{\text{L}} = 2 \text{ A}$ $R_{\text{S}} = 5 \text{ k}\Omega^{1)}$


<sup>1)</sup> Not subject to production test, specified by design

Data Sheet 23 V2.0, 2005-06-13



Package Outlines BTS 5230GS

# 5 Package Outlines BTS 5230GS



You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

SMD = Surface Mounted Device

Dimensions in mm

Data Sheet 24 V2.0, 2005-06-13



# **Revision History**

# **6** Revision History

Version	Date	Changes
V2.0	05-06-08	initial version



**Revision History** 



Edition 2005-06-13

Published by Infineon Technologies AG, St.-Martin-Strasse 53, D-81541 München, Germany

© Infineon Technologies AG 6/13/05. All Rights Reserved.

### Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics.

Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide.

#### Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

Data Sheet 27 2005-06-13

