



Main Product Characteristics:

V _{DSS}	500V
R _{DS} (on)	0.22ohm(typ.)
I _D	18A







TO220F

Marking and pin
Assignment

Schematic diagram

Features and Benefits:

- Advanced Process Technology
- Special designed for PWM, load switching and general purpose applications
- Ultra low on-resistance with low gate charge
- Fast switching and reverse body recovery
- 150°C operating temperature



Description:

These N-Channel enhancement mode power field effect transistors are produced using silikron proprietary MOSFET technology. This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supplies

Absolute max Rating:

Symbol	Parameter	Max.	Units
I _D @ TC = 25°C	Continuous Drain Current, V _{GS} @ 10V①	18	
I _D @ TC = 100°C	Continuous Drain Current, V _{GS} @ 10V①	10.8	Α
I _{DM}	Pulsed Drain Current②	72	
D @TC = 25°C	Power Dissipation③	38	W
P _D @TC = 25°C	Linear Derating Factor	0.3	W/°C
V _{DS}	Drain-Source Voltage	500	V
V _{GS} Gate-to-Source Voltage		± 30	V
E _{AS} Single Pulse Avalanche Energy @ L=5.2mH		315	mJ
I _{AS}	Avalanche Current @ L=5.2mH	11	Α
T _J T _{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	°C



Thermal Resistance

Symbol	Characterizes	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-case③	_	3.3	°C/W
ReJA	Junction-to-ambient (t ≤ 10s) ④	_	62	°C/W
RejA	Junction-to-Ambient (PCB mounted, steady-state) ④	_	40	°C/W

Electrical Characterizes @TA=25°C unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source breakdown voltage	500	_	_	V	$V_{GS} = 0V, I_D = 250\mu A$
ב	Statio Drain to Source on registance	_	0.22	0.35	Ω	V _{GS} =10V,I _D = 9A
$R_{DS(on)}$	Static Drain-to-Source on-resistance	_	0.49	_		T _J = 125℃
\/	Cata threshold voltage	2	_	4	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
$V_{GS(th)}$	Gate threshold voltage	_	3.1	_	V	T _J = 125℃
1	Drain to Course leakage current	_	_	1		V _{DS} = 500V,V _{GS} = 0V
I _{DSS}	Drain-to-Source leakage current	_	_	50	μA	T _J = 125℃
1	Cata to Source forward lookage	_	_	100	- Α	V _{GS} =30V
I_{GSS}	Gate-to-Source forward leakage	-100	_	_	nA	V _{GS} = -30V
Qg	Total gate charge	_	39.4	_		I _D = 18A,
Q _{gs}	Gate-to-Source charge	_	18.3	_	nC	V _{DS} =400V,
Q_{gd}	Gate-to-Drain("Miller") charge	_	8.9	_		V _{GS} = 10V
t _{d(on)}	Turn-on delay time	_	54.3	_	V _{GS} =10V, V _{DS} =270V,	
t _r	Rise time	_	80.3	_	nS	$R_L=15\Omega$,
t _{d(off)}	Turn-Off delay time	_	77.3	_	113	R _{GEN} =25Ω
t _f	Fall time	_	45.0	_		I _D =18A
C _{iss}	Input capacitance	_	2360	_		V _{GS} = 0V
Coss	Output capacitance	_	290	_	pF	V _{DS} = 25V
C _{rss}	Reverse transfer capacitance	_	6	_		f = 400KHz

Source-Drain Ratings and Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
	Continuous Source Current		_	18	А	MOSFET symb
Is	(Body Diode)	_				showing the
I _{SM}	Pulsed Source Current		_	72	А	integral reverse
	(Body Diode)	_				p-n junction diode.
V _{SD}	Diode Forward Voltage	_	0.92	1.3	V	I _S =18A, V _{GS} =0V
t _{rr}	Reverse Recovery Time	_	450	_	nS	$T_J = 25^{\circ}C$, $I_F = 18A$, $di/dt =$
Q _{rr}	Reverse Recovery Charge	_	6250	_	nC	100A/µs

90%


10%




Test circuits and Waveforms

EAS test circuits:

Gate charge test circuit:






Notes:

- ①The maximum current rating is limited by bond-wires.
- ②Repetitive rating; pulse width limited by max. junction temperature.
- ③The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance.
- 4 The value of $R_{\theta JA}$ is measured with the device mounted on 1in 2 FR-4 board with 2oz. Copper, in a still air environment with TA =25°C
- ⑤These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of $T_{J(MAX)}$ =150°C.
- ⑥ The maximum current rating is limited by bond-wires.



Typical electrical and thermal characteristics






Figure 1: Typical Output Characteristics




Figure 3. Drain-to-Source Breakdown Voltage vs.
Temperature

Figure 2. Gate to source cut-off voltage





Figure 4: Normalized On-Resistance Vs. Case Temperature



Typical electrical and thermal characteristics






Figure 5. Maximum Drain Current Vs. Case Temperature

Figure 6.Typical Capacitance Vs. Drain-to-Source Voltage






Figure 7. Maximum Effective Transient Thermal Impedance, Junction-to-Case



Mechanical Data:

TO220F PACKAGE OUTLINE DIMENSION





Symbol	Dime	Dimension In Millimeters			Dimension In Inches			
Syllibol	Min	Nom	Max	Min	Nom	Max		
Α	9.960	10.160	10.360	0.392	0.400	0.408		
A1		7.000		0.276	0.000	0.000		
A2	3.080	3.180	3.280	0.121	0.125	0.129		
A3	9.260	9.460	9.660	0.365	0.372	0.380		
B1	15.670	15.870	16.070	0.617	0.625	0.633		
B2	4.500	4.700	4.900	0.177	0.185	0.193		
B3	6.480	6.680	6.880	0.255	0.263	0.271		
С	3.200	3.300	3.400	0.126	0.130	0.134		
C1	15.600	15.800	16.000	0.614	0.622	0.630		
C2	9.550	9.750	9.950	0.376	0.384	0.392		
D		2.54 (TYP)		1.00 (TYP)				
D1	-	-	1.470	-	-	0.058		
D2	0.700	0.800	0.900	0.028	0.031	0.035		
D 3	0.250	0.350	0.450	0.010	0.014	0.018		
Е	2.340	2.540	2.740	0.092	0.100	0.108		
E1		0.700			0.028			
E2	1.0*45 ⁰				1.0*45 ⁰			
E3	0.450	0.500	0.600	0.018	0.020	0.024		
E4	2.560	2.760	2.960	0.101	0.109	0.117		
		30°			30°			





Ordering and Marking Information

Device Marking: SSF18N50F

Package (Available)
TO220F
Operating Temperature Range
C: -55 to 150 °C

Devices per Unit

_	Units/Tu be	Tubes/Inner Box	Units/Inner Box	Inner Boxes/Carton Box	Units/Carton Box
TO220F	50	20	1000	6	6000

Reliability Test Program

Test Item	Conditions	Duration	Sample Size
High	T _j =125℃ to 150℃ @	168 hours	3 lots x 77 devices
Temperature	80% of Max	500 hours	
Reverse	V _{DSS} /V _{CES} /VR	1000 hours	
Bias(HTRB)			
High	T _j =150℃ @ 100% of	168 hours	3 lots x 77 devices
Temperature	Max V _{GSS}	500 hours	
Gate		1000 hours	
Bias(HTGB)			





ATTENTION:

- Any and all Silikron products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Silikron representative nearest you before using any Silikron products described or contained herein in such applications.
- Silikron assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Silikron products described or contained herein.
- Specifications of any and all Silikron products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- Silikron Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all Silikron products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Silikron Semiconductor CO.,LTD.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Silikron believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the Silikron product that you intend to use.
- This catalog provides information as of Dec, 2008. Specifications and information herein are subject to change without notice.

Customer Service

Worldwide Sales and Service:

Sales@silikron.com

Technical Support:

Technical@silikron.com

Suzhou Silikron Semiconductor Corp.

11A, 428 Xinglong Street, Suzhou Industrial Park, P.R.China

TEL: (86-512) 62560688 **FAX:** (86-512) 65160705 **E-mail:** Sales@silikron.com