Model VI-7660 Monolithic Voltage Converter

FEATURES

- Easy +5V dc supply conversion to ±5V supplies
- Simple voltage multiplication (V_{OUT} = (-)nV_{IN})
 99.9% Typical voltage conversion
- 99.9% Typical voltage conversion efficiency (RL = ∞)
- 98% Typical power efficiency
- Wide operating voltage range of 1.5V dc to 10.0V dc
- Requires only 2 non-critical passive components

GENERAL DESCRIPTION

The VI-7660 is a monolithic CMOS power supply circuit which offers unique performance advantages over previously available devices. The VI-7660 performs the complete supply voltage conversion from positive to negative for an input range of +1.5V dc to +10.0V dc, resulting in complementary output voltages of -1.5 to -10.0V with the addition of only two non-critical external capacitors needed for the charge pump and charge reservoir functions. Note that an additional diode is required for V_{SUPPLY}>6.5V dc.


Contained on chip are a series dc power supply regulator, RC oscillator, voltage level translator, four output power MOS switches, and a unique logic element which senses the most negative voltage in the device and ensures that the output N-channel switches are not forward biased. This assures latch-up free operation.


The oscillator, when unloaded, oscillates at a nominal frequency of 10 kHz for an input supply voltage of 5.0 volts. This frequency can be lowered by the addition of an external capacitor to the OSC terminal, or the oscillator may be overdriven by an external clock.

The LV terminal may be tied to GROUND to bypass the internal series regulator and improve low voltage operation. At medium to high voltages (+3.5 to +10.0 volts), the LV pin is left floating to prevent device latch-up.

Typical applications for the VI-7660 will be data acquisition and microprocessor based systems where there is a +5V dc supply available for the digital functions and an additional -5V dc supply is required for the analog functions. The VI-7660 is also ideally suited for providing low current, -5V dc body bias supply for dynamic RAMs.

The VI-7660 operates over the commercial 0°C to +70°C temperature range. It is available packaged in either an 8-pin TO-99 can or an 8-pin plastic DIP.





ABSOLUTE MAXIMUM RATINGS 10.5V $\begin{array}{c} -0.3 \text{V to } (\text{V}_{\text{s}} + 0.3 \text{V}) \\ (+\,\text{V}_{\text{s}} \, - \, 5.5 \text{V}) \text{ to } (+\,\text{V}_{\text{s}} \, + 0.3 \text{V}) \\ 20 \, \mu \text{A} \end{array}$ **Output Short Circuit Dura** Continuous Power Dissipation; VI-7660-13VI-7660-2 300 mW 500 mW

FUNCTIONAL SPECIFICATIONS


Typical at 25°C, +5V Supply, Cosc = 0, unless otherwise noted.


apply Current, Max4	500 μA
upply Voltage Range High, min. 6	3.0V
max	6.5V
upply Voltage Range Low, min.*	1.5V
max	3.5V
upply Voltage Range High, min. •	3.0V
max	10.0V
upply Voltage Range Low, min.7	1.5V
max	3.5V
ERFORMANCE	
utput Source Resistance, max.	100 Ω
scillator Frequency	10 kHz
oltage Conversion Efficiency, min	97%
ower Efficiency, min.*	95%
ecillator impedance, +V _e = 2V	1 MΩ
+ V _s = 5V	100 kΩ
HYSICAL/ENVIRONMENTAL	
perating Temperature Range	0°C to +70°C
orage Temperature Range	
oldering Temperature, (10 sec)	300°C

- occur. It is recommended that no inputs from sources operating from external supplies be applied prior to 'nower up" of the device.
- 2. For +V_s greater than or equal to 5.5V.
 3. Derate linearly above 50°C by 5.5 mW/°C.

- 5. Details many A. $R_L = \infty$ 5. 0°C to +70°C, $R_L = 10$ kQ, LV open and D_x out of circuit.
 6. 0°C to +70°C, $R_L = 10$ kQ, LV open and D_x in circuit.
 7. 0°C to +70°C, $R_L = 10$ kQ, LV to ground, D_x in circuit.
 8. 0°C to +70°C, $R_L = 10$ kQ, LV to ground, D_x out of circuit.
 9. lout = 20 mA. $T_A = 25$ °C. 1200 max., over 0°C to +70°C. 4000 max over 0°C to +70°C, $+V_g = 2V$,
- 10. R_L = 5 kΩ.

PERFORMANCE







TECHNICAL NOTES


- 1. For improved low voltage operation, the "LV" terminal (Pin 6) should be connected to ground (this disables the regulator). For supply voltages greater than 3.5V, the "LV" terminal must be left open to insure latch-up proof operation. Never exceed the maximum rated supply voltage (+ V_s).
- 2. The output (Pin 5) should not be shorted to the supply voltage pin (Pin 8) for supply voltages above 5.5V for extended periods of time. However, transient conditions, including start-up are acceptable.
- 3. If using polarized capacitiars for charge pumping and charge reserveir functions, the positive terminal of C1 must be connected to Pin 2 of the VI-7660 and the positive terminal of C2 must be connected to ground. (See typical connection diagrams, page 4.)
- 4. To operate with voltages up to 10V over temperature without the danger of latchup, a general purpose diode (D_v) must be added in series with the devices output. The affect of the diode (Dx) is the reduction of output voltage by one diode drop (0.6V).
 - Dx must be used in high-voltage elevated temperature applications. The device will function properly in the specified temperature range with only the 2 external capacitors, provided the supply voltage does not exceed 6.5V at 70°C. Exceeding this maximum could result in destructive latch-up of the device. (Refer to the OPERATING VOLTAGE VS TEMPER-ATURE graph and the typical connection diagrams.)
- 5. The oscillator operates (unloaded) at a nominal frequency of 10 kHz for an input supply voltage of 5.0V. This frequency can be lowered by the addition of an external capacitor to the OSCILLATOR terminal (Pin 7) or the oscillator may be overdriven by an external clock. For large values of the OSCILLATOR CAPACITOR, (>1000 pF), C₁ and C₂ should be increased to 100


DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356


PERFORMANCE





















DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1194/TEL (508) 339-3000/TLX 174388/FAX (508) 339-6356

TYPICAL CONNECTION AND APPLICATION

NEGATIVE VOLTAGE CONVERTER



 D_x must be included for proper operation at high voltages (>6.5V) and/or elevated temperatures. *Ground if $+V_s$ <3.5V

This application shows the typical connections to provide a negative supply where a positive supply is available. The cutput characteristics of this circuit are those of a nearly ideal woltage source in series with 700. Thus, for a load current of =10 mA and a supply voltage of $\pm5V$, the output voltage will be $\pm4.3V$. The output equations are as follows: V_{OUT} without D_x

 $V_{OUT} = -V_s$ for $+V_s = 1.5V$ to 6.5V V_{OUT} with D_x


 $V_{OUT} = -V_s + V_{FDX}$ for $+V_s = 6.5V$ to 10.0V Where: $V_{FDX} =$ Forward Voltage across D_x

The dynamic output impedance due to the capacitor impedance is approximately $1/\omega C$ where:

Giving
$$\frac{1}{\omega C} = \frac{1}{2\Pi f_{osc} \times 10^{-5}} = 3\Omega$$


For $C = 10 \mu F$ and $f_{osc} = 5 \text{ kHz}$ (½ of oscillator frequency)

EXTERNAL CLOCKING



The oscillator frequency may be increased by overdriving the oscillator from an external clock. The 1 k Ω resistor is used to prevent latch-up when using CMOS logic. If TTL is used to over drive the oscillator, a 10 k Ω pullup resistor to $+V_s$ is required.


CASCADING VI-7660's (ARITHMETIC CASCADING)



VI-7660's may be cascaded for increased output voltage. The practical limit is 10 devices for light loads due to the finite efficiency of each device. The output equation is as follows:

$$V_{OUT} = -n(V_s)$$

where "n" is the number of devices cascaded. The output resistance is the sum of each VI-7660's R_{OUT}.



VI-7660's may be paralleled to reduce output resistance. The reservoir capacitor, C_2 , serves all devices; however, each device requires its own pump capacitor (C_1).


Output Resistance = R_{OUT} (of VI-7660)

n (number of devices)




APPLICATIONS


DECREASING OSCILLATOR FREQUENCY



Conversion efficiency can be maximized by lowering the oscillator frequency. This is achieved by connecting an additional capacitor C_{OSC} as shown. Lowering the frequency will cause an increase in the impedance of C_1 and C_2 . This can be overcome by increasing the values of C_1 and C_2 by the same factor that the frequency has been decreased.



This circuit will generate -15V dc from +5V dc using two VI-7660's. The two devices are connected in cascade fashion with Pin 3 of device #2 connected to $V_{\rm IN}$ rather than ground. The geometric increase performed by this circuit is good until the input voltage limit is reached, at which point, arithmetic cascading should be utilized. Cascading is recommended for use in light load applications.



This application shows a combination of positive and negative multipliers. This circuit is an extension of the above application providing \pm 15V dc supplies from a \pm 5V dc input. The 1 M Ω resistor on Pin 6 of device number 1 is used to avoid startup problems by forcing the internal regulator on.

