

LTC3115-1

### 40V, 2A Synchronous Buck-Boost DC/DC Converter

## FEATURES

- Wide VIN Range: 2.7V to 40V
- Wide V<sub>OUT</sub> Range: 2.7V to 40V
- 1A Output Current for  $V_{IN} \ge 3.6V$ ,  $V_{OUT} = 5V$
- = 2A Output Current in Step-Down Operation for  $V_{IN} \ge 6V$
- Programmable Frequency: 100kHz to 2MHz
- Synchronizable Up to 2MHz with an External Clock
- Up to 95% Efficiency
- 30µA No-Load Quiescent Current in Burst Mode<sup>®</sup> Operation
- Ultralow Noise Buck-Boost PWM
- Internal Soft-Start
- 3µA Supply Current in Shutdown
- Programmable Input Undervoltage Lockout
- Small 4mm × 5mm × 0.75mm DFN Package
- Thermally Enhanced 20-Lead TSSOP Package

## **APPLICATIONS**


- 24V/28V Industrial Applications
- Automotive Power Systems
- Telecom, Servers and Networking Equipment
- FireWire Regulator
- Multiple Power Source Supplies

## DESCRIPTION

The LTC®3115-1 is a high voltage monolithic synchronous buck-boost DC/DC converter. Its wide 2.7V to 40V input and output voltage ranges make it well suited to a wide variety of automotive and industrial applications. A proprietary low noise switching algorithm optimizes efficiency with input voltages that are above, below or even equal to the output voltage and ensures seamless transitions between operational modes.

Programmable frequency PWM mode operation provides low noise, high efficiency operation and the ability to synchronize switching to an external clock. Switching frequencies up to 2MHz are supported to allow use of small value inductors for miniaturization of the application circuit. Pin selectable Burst Mode operation reduces standby current and improves light load efficiency which, combined with a 3µA shutdown current, make the LTC3115-1 ideally suited for battery-powered applications. Additional features include output disconnect in shutdown, short-circuit protection and internal soft-start. The LTC3115-1 is available in thermally enhanced 16-lead 4mm  $\times$  5mm  $\times$  0.75mm DFN and 20-lead TSSOP packages.

 $\overline{\sigma}$ , LT, LTC, LTM, Burst Mode, LTspice, Linear Technology and the Linear logo are registered trademarks and No R<sub>SENSE</sub> is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners. Protected by U.S. Patents including 6404251, 6166527 and others pending.






## ABSOLUTE MAXIMUM RATINGS (Note 1)

| $V_{\text{IN}},\text{PV}_{\text{IN}},\text{PV}_{\text{OUT}}$ 0.3V to 45V | V <sub>PWM/SYNC</sub> 0.3V to 6V                  |
|--|---|
| V <sub>SW1</sub>   | Voltage, All Other Pins –0.3V to 6V               |
| DC0.3V to (PV <sub>IN</sub> + 0.3V)                                      | Operating Junction Temperature Range (Notes 2, 4) |
| Pulsed (<100ns)–1.5V to (PV <sub>IN</sub> + 1.5V)                        | LTC3115E-1/LTC3115I-1 –40°C to 125°C              |
| V <sub>SW2</sub>   | LTC3115H-1–40°C to 150°C                          |
| DC0.3V to (PV <sub>OUT</sub> + 0.3V)                                     | LTC3115MP-1–55°C to 150°C                         |
| Pulsed (<100ns)–1.5V to (PV <sub>OUT</sub> + 1.5V)                       | Storage Temperature Range65°C to 150°C            |
| V <sub>RUN</sub> –0.3V to (V <sub>IN</sub> + 0.3V)                       | Lead Temperature (Soldering, 10 sec)              |
| $V_{BST1}$ $V_{SW1}$ – 0.3V to $V_{SW1}$ + 6V                            | FE  |
| $V_{BST2}$ $V_{SW2}$ – 0.3V to $V_{SW2}$ + 6V                            |   |

## PIN CONFIGURATION



## ORDER INFORMATION

| LEAD FREE FINISH  | TAPE AND REEL       | PART MARKING* | PACKAGE DESCRIPTION             | TEMPERATURE RANGE |
|-------------------|---------------------|---------------|---------------------------------|-------------------|
| LTC3115EDHD-1#PBF | LTC3115EDHD-1#TRPBF | 31151         | 16-Lead (5mm × 4mm) Plastic DFN | -40°C to 125°C    |
| LTC3115IDHD-1#PBF | LTC3115IDHD-1#TRPBF | 31151         | 16-Lead (5mm × 4mm) Plastic DFN | -40°C to 125°C    |
| LTC3115EFE-1#PBF  | LTC3115EFE-1#TRPBF  | LTC3115FE-1   | 20-Lead Plastic TSSOP           | -40°C to 125°C    |
| LTC3115IFE-1#PBF  | LTC3115IFE-1#TRPBF  | LTC3115FE-1   | 20-Lead Plastic TSSOP           | -40°C to 125°C    |
| LTC3115HFE-1#PBF  | LTC3115HFE-1#TRPBF  | LTC3115FE-1   | 20-Lead Plastic TSSOP           | -40°C to 150°C    |
| LTC3115MPFE-1#PBF | LTC3115MPFE-1#TRPBF | LTC3115FE-1   | 20-Lead Plastic TSSOP           | –55°C to 150°C    |

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.Consult LTC Marketing for information on non-standard lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/ For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/





### ELECTRICAL CHARACTERISTICS The • denotes the specifications which apply over the specified operating

junction temperature range, otherwise specifications are for  $T_A = 25^{\circ}C$  (Note 2).  $PV_{IN} = V_{IN} = 24V$ ,  $PV_{OUT} = 5V$ , unless otherwise noted.

| PARAMETER  | CONDITIONS  |   | MIN  | ТҮР  | MAX   | UNITS    |
|--|---|---|------|------|-------|----------|
| Input Operating Voltage                                    |   |   | 2.7  |      | 40    | V        |
| Output Operating Voltage                                   |   |   | 2.7  |      | 40    | V        |
| Input Undervoltage Lockout Threshold                       | V <sub>IN</sub> Falling   | • |      | 2.4  | 2.7   | V        |
|  | V <sub>IN</sub> Rising  | • |      | 2.6  | 2.8   | V        |
| · · · · · · · · · · · ·                                    | V <sub>IN</sub> Rising (0°C to 125°C)   |   |      | 100  | 2.725 | V        |
| Input Undervoltage Lockout Hysteresis                      |   |   |      | 100  |       | mV       |
| V <sub>CC</sub> Undervoltage Lockout Threshold             | V <sub>CC</sub> Falling   | • |      | 2.4  | 2.6   | V        |
| V <sub>CC</sub> Undervoltage Lockout Hysteresis            |   |   |      | 200  |       | mV       |
| Input Current in Shutdown                                  | V <sub>RUN</sub> = 0V   |   |      | 3    | 10    | μΑ       |
| Input Quiescent Current in Burst Mode Operation            | V <sub>FB</sub> = 1.1V (Not Switching), V <sub>PWM/SYNC</sub> = Low               |   |      | 50   |       | μA       |
| Oscillator Frequency                                       | $R_T = 35.7k$ , $V_{PWM/SYNC} = High$   | • | 900  | 1000 | 1100  | kHz      |
| Oscillator Operating Frequency                             | V <sub>PWM/SYNC</sub> = High  | • | 100  |      | 2000  | kHz      |
| PWM/SYNC Clock Input Frequency                             |   | • | 100  |      | 2000  | kHz      |
| PWM/SYNC Input Logic Threshold                             |   | • | 0.5  | 1.0  | 1.5   | V        |
| Soft-Start Duration  |   |   |      | 9    |       | ms       |
| Feedback Voltage   |   |   | 977  | 1000 | 1017  | mV       |
| Feedback Voltage Line Regulation                           | V <sub>IN</sub> = 2.7V to 40V   |   |      | 0.1  |       | %        |
| Feedback Pin Input Current                                 |   |   |      | 1    | 50    | nA       |
| RUN Pin Input Logic Threshold                              |   |   | 0.3  | 0.8  | 1.1   | V        |
| RUN Pin Comparator Threshold                               | V <sub>RUN</sub> Rising   |   | 1.16 | 1.21 | 1.26  | V        |
| RUN Pin Hysteresis Current                                 |   |   |      | 500  |       | nA       |
| RUN Pin Hysteresis Voltage                                 |   |   |      | 100  |       | mV       |
| Inductor Current Limit                                     | (Note 3)  | • | 2.4  | 3.0  | 3.7   | A        |
| Reverse Inductor Current Limit                             | Current into PV <sub>OUT</sub> (Note 3)   |   |      | 1.5  |       | A        |
| Burst Mode Inductor Current Limit                          | (Note 3)  |   | 0.65 | 1.0  | 1.35  | A        |
| Maximum Duty Cycle   | Percentage of Period SW2 is Low in Boost Mode,<br>R <sub>T</sub> = 35.7k (Note 5) | • | 90   | 95   |       | %        |
| Minimum Duty Cycle   | Percentage of Period SW1 is High in Buck Mode, R <sub>T</sub> = 35.7k (Note 5)    | • |      |      | 0     | %        |
| SW1, SW2 Minimum Low Time                                  | R <sub>T</sub> = 35.7k (Note 5)   |   |      | 100  |       | ns       |
| N-Channel Switch Resistance                                | Switch A (From PV <sub>IN</sub> to SW1)   |   |      | 150  |       | mΩ       |
|  | Switch B (From SW1 to PGND)   |   |      | 150  |       | mΩ       |
|  | Switch C (From SW2 to PGND)   |   |      | 150  |       | mΩ       |
| N Channal Cwitch Laskage                                   | Switch D (From PV <sub>OUT</sub> to SW2)  |   |      | 150  | 10    | <u></u>  |
| N-Channel Switch Leakage                                   | $PV_{IN} = PV_{OUT} = 40V$  |   | 4.50 | 0.1  | 10    | μΑ       |
| PV <sub>CC</sub> /V <sub>CC</sub> External Forcing Voltage |   |   | 4.58 |      | 5.5   | V        |
| V <sub>CC</sub> Regulation Voltage                         | $I_{VCC} = 1 \text{mA}$   |   | 4.33 | 4.45 | 4.58  | <u> </u> |
| V <sub>CC</sub> Load Regulation                            | I <sub>VCC</sub> = 1mA to 20mA  |   |      | 1.2  |       | %        |
| V <sub>CC</sub> Line Regulation                            | $I_{VCC} = 1$ mA, $V_{IN} = 5$ V to 40V   |   |      | 0.5  |       | %        |
| V <sub>CC</sub> Current Limit                              | V <sub>CC</sub> = 2.5V  |   | 50   | 110  |       | mA       |
| V <sub>CC</sub> Dropout Voltage                            | I <sub>VCC</sub> = 5mA, V <sub>IN</sub> = 2.7V                                    |   |      | 50   |       | mV       |
| V <sub>CC</sub> Reverse Current                            | $V_{CC} = 5V, V_{IN} = 3.6V$  |   |      | 10   |       | μA       |

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3115-1 is tested under pulsed load conditions such that  $T_J \approx T_A$ . The LTC3115E-1 is guaranteed to meet specifications from 0°C to 85°C junction temperature. Specifications over the -40°C

to 125°C operating junction temperature range are ensured by design, characterization and correlation with statistical process controls. The LTC3115I-1 specifications are guaranteed over the -40°C to 125°C operating junction temperature range. The LTC3115H-1 specifications are guaranteed over the -40°C to 150°C operating junction temperature range. The LTC3115MP-1 specifications are guaranteed over the -55°C to 150°C operating junction temperature range. High junction temperatures degrade 31151th



## **ELECTRICAL CHARACTERISTICS**

operating lifetime; operating lifetime is derated for junction temperatures greater than 125°C. The maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

The junction temperature (T<sub>J</sub> in °C) is calculated from the ambient temperature (T<sub>A</sub> in °C) and power dissipation (P<sub>D</sub> in Watts) according to the following formula:

 $\mathsf{T}_\mathsf{J} = \mathsf{T}_\mathsf{A} + (\mathsf{P}_\mathsf{D} \bullet \Theta_\mathsf{J}_\mathsf{A})$ 


where  $\theta_{JA}$  is the thermal impedance of the package.

**Note 3:** Current measurements are performed when the LTC3115-1 is not switching. The current limit values measured in operation will be somewhat higher due to the propagation delay of the comparators.

**Note 4:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. The maximum rated junction temperature will be exceeded when this protection is active. Continuous operation above the specified absolute maximum operating junction temperature may impair device reliability or permanently damage the device.


**Note 5:** Switch timing measurements are made in an open-loop test configuration. Timing in the application may vary somewhat from these values due to differences in the switch pin voltage during the non-overlap durations when switch pin voltage is influenced by the magnitude and direction of the inductor current.

### **TYPICAL PERFORMANCE CHARACTERISTICS** (T<sub>A</sub> = 25°C unless otherwise specified)






### TYPICAL PERFORMANCE CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified)









### TYPICAL PERFORMANCE CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified)











### TYPICAL PERFORMANCE CHARACTERISTICS ( $T_A = 25^{\circ}C$ unless otherwise specified)





## TYPICAL PERFORMANCE CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified)



SW2 Maximum Duty Cycle vs Switching Frequency 95 94 MAXIMUM DUTY CYCLE (%) 93 92 91 90 1000 2000 0 500 1500 SWITCHING FREQUENCY (kHz)

DIE TEMPERATURE CHANGE FROM AMBIENT (°C)

31151 G38

60

50

40


30

20

10

0

0



**Die Temperature Rise vs Load** 

V<sub>IN</sub> = 36V V<sub>IN</sub> = 24V

- V<sub>IN</sub> = 12V

- • V<sub>IN</sub> = 6V

0.5

••• V<sub>IN</sub> = 3.6V

Current,  $V_{OUT} = 5V$ ,  $f_{SW} = 750$ kHz

100

150

31151 G33

5

STANDARD DEMO PCB

1.5

2

31151 G49

L = 15µH MSS1048


1

LOAD CURRENT (A)


5.5

31151 G36


Inductor Current Limit Thresholds vs Temperature



SW1, SW2 Minimum Low Time vs Switching Frequency




**Die Temperature Rise vs Load** Current,  $V_{OUT} = 5V$ ,  $f_{SW} = 1.5MHz$ 







### TYPICAL PERFORMANCE CHARACTERISTICS (T<sub>A</sub> = 25°C unless otherwise specified)



V<sub>IN</sub> = 24V 1.2MHz Clock

50µs/DIV

V<sub>PWM/SYNC</sub> (5V/DIV)

(200mV/DIV)

31151 G44

INDUCTOR


CURRENT

(1A/DIV)


FRONT PAGE

APPLICATION

VOUT



V<sub>IN</sub> = 24V, 1.2MHz Clock



31151 G45



V<sub>PWM/SYNC</sub> (5V/DIV)

V<sub>OUT</sub> (200mV/DIV)

INDUCTOR

CURRENT

(1A/DIV)

Mode Output Voltage Transient

500µs/DIV

÷.

FRONT PAGE

APPLICATION

### PIN FUNCTIONS (DHD/FE)

**RUN (Pin 1/Pin 2):** Input to Enable and Disable the IC and Set Custom Input UVLO Thresholds. The RUN pin can be driven by an external logic signal to enable and disable the IC. In addition, the voltage on this pin can be set by a resistor divider connected to the input voltage in order to provide an accurate undervoltage lockout threshold. The IC is enabled if RUN exceeds 1.21V nominally. Once enabled, a  $0.5\mu$ A current is sourced by the RUN pin to provide hysteresis. To continuously enable the IC, this pin can be tied directly to the input voltage. The RUN pin cannot be forced more than 0.3V above V<sub>IN</sub> under any condition.

**SW2 (Pin 2/Pin 3):** Buck-Boost Converter Power Switch Pin. This pin should be connected to one side of the buck-boost inductor.

 $PV_{OUT}$  (Pin 3/Pin 4): Buck-Boost Converter Power Output. This pin should be connected to a low ESR capacitor with a value of at least 10µF. The capacitor should be placed as close to the IC as possible and should have a short return path to ground. In applications with  $V_{OUT} > 20V$  that are subject to output overload or short-circuit conditions, it is recommended that a Schottky diode be installed from SW2 (anode) to  $PV_{OUT}$  (cathode). In applications subject to output short circuits through an inductive load, it is recommended that a Schottky diode be installed from ground (anode) to  $PV_{OUT}$  (cathode) to limit the extent that  $PV_{OUT}$ is driven below ground during the short-circuit transient.

**GND (Pins 4, 5/Pins 5, 6):** Signal Ground. These pins are the ground connections for the control circuitry of the IC and must be tied to ground in the application.

**VC (Pin 6/Pin 7):** Error Amplifier Output. A frequency compensation network must be connected between this pin and FB to stabilize the voltage control loop.

**FB (Pin 7/Pin 8):** Feedback Voltage Input. A resistor divider connected to this pin sets the output voltage for the buckboost converter. The nominal FB voltage is 1000mV. Care should be taken in the routing of connections to this pin in order to minimize stray coupling to the switch pin traces.

**RT (Pin 8/Pin 9):** Oscillator Frequency Programming Pin. A resistor placed between this pin and ground sets the switching frequency of the buck-boost converter.

 $V_{CC}$  (Pin 9/Pin 12): Low Voltage Supply Input for IC Control Circuitry. This pin powers internal IC control circuitry and must be connected to the PV<sub>CC</sub> pin in the application. A 4.7µF or larger bypass capacitor should be connected between this pin and ground. The V<sub>CC</sub> and PV<sub>CC</sub> pins must be connected together in the application.

 $V_{IN}$  (Pin 10/Pin 13): Power Supply Connection for Internal Circuitry and the  $V_{CC}$  Regulator. This pin provides power to the internal  $V_{CC}$  regulator and is the input voltage sense connection for the  $V_{IN}$  divider. A 0.1µF bypass capacitor should be connected between this pin and ground. The bypass capacitor should be located as close to the IC as possible and should have a short return path to ground.

 $PV_{CC}$  (Pin 11/Pin 14): Internal V<sub>CC</sub> Regulator Output. This pin is the output pin of the internal linear regulator that generates the V<sub>CC</sub> rail from V<sub>IN</sub>. The PV<sub>CC</sub> pin is also the supply connection for the power switch gate drivers. If the trace connecting PV<sub>CC</sub> to V<sub>CC</sub> cannot be made short in length, an additional bypass capacitor should be connected between this pin and ground. The V<sub>CC</sub> and PV<sub>CC</sub> pins must be connected together in the application.

**BST2 (Pin 12/Pin 15):** Flying Capacitor Pin for SW2. This pin must be connected to SW2 through a  $0.1\mu$ F capacitor. This pin is used to generate the gate drive rail for power switch D.

**BST1 (Pin 13/Pin 16):** Flying Capacitor Pin for SW1. This pin must be connected to SW1 through a  $0.1\mu$ F capacitor. This pin is used to generate the gate drive rail for power switch A.

**PV**<sub>IN</sub> (Pin 14/Pin 17): Power Input for the Buck-Boost Converter. A  $4.7\mu$ F or larger bypass capacitor should be connected between this pin and ground. The bypass capacitor should be located as close to the IC as possible and should via directly down to the ground plane. When powered through long leads or from a high ESR power source, a larger bulk input capacitor (typically  $47\mu$ F to  $100\mu$ F) may be required.

**SW1 (Pin 15/Pin 18):** Buck-Boost Converter Power Switch Pin. This pin should be connected to one side of the buck-boost inductor.

### PIN FUNCTIONS (DHD/FE)


**PWM/SYNC (Pin 16/Pin 19):** Burst Mode/PWM Mode Control Pin and Synchronization Input. Forcing this pin high causes the IC to operate in fixed frequency PWM mode at all loads using the internal oscillator at the frequency set by the RT Pin. Forcing this pin low places the IC into Burst Mode operation for improved efficiency at light load and reduced standby current. If an external clock signal is connected to this pin, the buck-boost converter will synchronize its switching with the external clock using fixed frequency PWM mode operation. The pulse width (negative or positive) of the applied clock should be at least 100ns. The maximum operating voltage for the PWM/SYNC pin is 5.5V. The PWM/SYNC pin can be connected to  $V_{\text{CC}}$  to force it high continuously.

**PGND (Exposed Pad Pin 17/Pins 1, 10, 11, 20, Exposed Pad Pin 21):** Power Ground Connections. These pins should be connected to the power ground in the application. The exposed pad is the power ground connection. It must be soldered to the PCB and electrically connected to ground through the shortest and lowest impedance connection possible and to the PCB ground plane for rated thermal performance.



# <u>LTC3115-1</u>

## **BLOCK DIAGRAM** Pin numbers are shown for the DHD package only.



\*PV<sub>CC</sub> AND V<sub>CC</sub> MUST BE CONNECTED TOGETHER IN THE APPLICATION THE EXPOSED PAD IS AN ELECTRICAL CONNECTION AND MUST BE SOLDERED TO THE BOARD AND ELECTRICALLY CONNECTED TO GROUND



### INTRODUCTION

The LTC3115-1 is a monolithic buck-boost converter that can operate with input and output voltages from as low as 2.7V to as high as 40V. Four internal low resistance Nchannel DMOS switches minimize the size of the application circuit and reduce power losses to maximize efficiency. Internal high side gate drivers, which require only the addition of two small external capacitors, further simplify the design process. A proprietary switch control algorithm allows the buck-boost converter to maintain output voltage regulation with input voltages that are above, below or equal to the output voltage. Transitions between these operating modes are seamless and free of transients and subharmonic switching. The LTC3115-1 can be configured to operate over a wide range of switching frequencies, from 100kHz to 2MHz, allowing applications to be optimized for board area and efficiency. With its configurability and wide operating voltage range, the LTC3115-1 is ideally suited to a wide range of power systems especially those requiring compatibility with a variety of input power sources such as lead-acid batteries, USB ports, and industrial supply rails as well as from power sources which have wide or poorly controlled voltage ranges such as FireWire and unregulated wall adapters.

The LTC3115-1 has an internal fixed-frequency oscillator with a switching frequency that is easily set by a single external resistor. In noise sensitive applications, the converter can also be synchronized to an external clock via the PWM/SYNC pin. The LTC3115-1 has been optimized to reduce input current in shutdown and standby for applications which are sensitive to quiescent current draw, such as battery-powered devices. In Burst Mode operation, the no-load standby current is only 50µA (typical) and in shutdown the total supply current is reduced to 3µA (typical).


#### **PWM MODE OPERATION**

With the PWM/SYNC pin forced high or driven by an external clock, the LTC3115-1 operates in a fixed-frequency pulse width modulation (PWM) mode using a voltage mode control loop. This mode of operation maximizes the output current that can be delivered by the converter, reduces output voltage ripple, and yields a low noise fixed-frequency switching spectrum. A proprietary switching algorithm provides seamless transitions between operating modes and eliminates discontinuities in the average inductor current, inductor current ripple, and loop transfer function throughout all regions of operation. These advantages result in increased efficiency, improved loop stability, and lower output voltage ripple in comparison to the traditional 4-switch buck-boost converter.

Figure 1 shows the topology of the LTC3115-1 power stage which is comprised of four N-channel DMOS switches and their associated gate drivers. In PWM mode operation both switch pins transition on every cycle independent of the input and output voltage. In response to the error amplifier output, an internal pulse width modulator generates the appropriate switch duty cycles to maintain regulation of the output voltage.

When stepping down from a high input voltage to a lower output voltage, the converter operates in buck mode and switch D remains on for the entire switching cycle except for the minimum switch low duration (typically 100ns). During the switch low duration switch C is turned on which forces SW2 low and charges the flying capacitor,  $C_{BST2}$ , to ensure that the voltage of the switch D gate driver supply rail is maintained. The duty cycle of switches A and B are adjusted to provide the appropriate buck mode duty cycle.

If the input voltage is lower than the output voltage, the converter operates in boost mode. Switch A remains on for the entire switching cycle except for the minimum switch low duration (typically 100ns) while switches C and D are modulated to maintain the required boost mode







duty cycle. The minimum switch low duration ensures that flying capacitor  $C_{BST1}$  is charged sufficiently to maintain the voltage on the BST1 rail.

#### Oscillator and Phase-Locked Loop

The LTC3115-1 operates from an internal oscillator with a switching frequency that is configured by a single external resistor between the RT pin and ground. For noise sensitive applications, an internal phase-locked loop allows the LTC3115-1 to be synchronized to an external clock signal applied to the PWM/SYNC pin. The phase-locked loop is only able to increase the frequency of the internal oscillator to obtain synchronization. Therefore, the R<sub>T</sub> resistor must be chosen to program the internal oscillator to a lower frequency than the frequency of the clock applied to the PWM/SYNC pin. Sufficient margin must be included to account for the frequency variation of the external synchronization clock as well as the worst-case variation in frequency of the internal oscillator. Whether operating from its internal oscillator or synchronized to an external clock signal, the LTC3115-1 is able to operate with a switching frequency from 100kHz to 2MHz, providing the ability to minimize the size of the external components and optimize the power conversion efficiency.

#### Error Amplifier and $V_{\mbox{\scriptsize IN}}$ Divider

The LTC3115-1 has an internal high gain operational amplifier which provides frequency compensation of the control loop that maintains output voltage regulation. To ensure stability of this control loop, an external compensation network must be installed in the application circuit. A Type III compensation network as shown in Figure 2 is recommended for most applications since it provides the flexibility to optimize the converter's transient response while simultaneously minimizing any DC error in the output voltage.

As shown in Figure 2, the error amplifier is followed by an internal analog divider which adjusts the loop gain by the reciprocal of the input voltage in order to minimize loop-gain variation over changes in the input voltage. This simplifies design of the compensation network and optimizes the transient response over the entire range of input voltages. Details on designing the compensation




Figure 2. Error Amplifier and Compensation Network

network in LTC3115-1 applications can be found in the Applications Information section of this data sheet.

#### **Inductor Current Limits**

The LTC3115-1 has two current limit circuits that are designed to limit the peak inductor current to ensure that the switch currents remain within the capabilities of the IC during output short-circuit or overload conditions. The primary inductor current limit operates by injecting a current into the feedback pin which is proportional to the extent that the inductor current exceeds the current limit threshold (typically 3A). Due to the high gain of the feedback loop, this injected current forces the error amplifier output to decrease until the average current through the inductor is approximately reduced to the current limit threshold. This current limit circuit maintains the error amplifier in an active state to ensure a smooth recovery and minimal overshoot once the current limit fault condition is removed. However, the reaction speed of this current limit circuit is limited by the dynamics of the error amplifier. On a hard output short, it is possible for the inductor current to increase substantially beyond the current limit threshold before the average current limit has time to react and reduce the inductor current. For this reason, there is a second current limit circuit which turns off power switch A if the current through switch A exceeds approximately 160% of the primary inductor current limit threshold. This provides additional protection in the case of an instantaneous hard output short and provides time for the primary current limit to react. In addition, if  $V_{OUT}$  falls below 1.85V, the inductor current limit is folded back to half its nominal value in order to minimize power dissipation.





#### **Reverse Current Limit**

In PWM mode operation, the LTC3115-1 synchronously switches all four power devices. As a result, in addition to being able to supply current to the output, the converter has the ability to actively conduct current away from the output if that is necessary to maintain regulation. If the output is held above regulation, this could result in large reverse currents. This situation can occur if the output of the LTC3115-1 is held up momentarily by another supply as may occur during a power-up or power-down sequence. To prevent damage to the part under such conditions, the LTC3115-1 has a reverse current comparator that monitors the current entering power switch D from the load. If this current exceeds 1.5A (typical) switch D is turned off for the remainder of the switching cycle in order to prevent the reverse inductor current from reaching unsafe levels.

#### **Output Current Capability**

The maximum output current that can be delivered by the LTC3115-1 is dependent upon many factors, the most significant being the input and output voltages. For  $V_{OUT} = 5V$  and  $V_{IN} \ge 3.6V$ , the LTC3115-1 is able to support up to a 1A load continuously. For  $V_{OUT} = 12V$  and  $V_{IN} \ge 12V$ , the LTC3115-1 is able to support up to a 2A load continuously. Typically, the output current capability is greatest when the input voltage is approximately equal to the output voltage. At larger step-up voltage ratios, the output current capability is reduced because the lower duty cycle of switch D results in a larger inductor current being needed to support a given load. Additionally, the output current capability generally decreases at large step-down voltage ratios due to higher inductor current ripple which reduces the maximum attainable inductor current.

The output current capability can also be affected by inductor characteristics. An inductor with large DC resistance will degrade output current capability, particularly in boost mode operation. Larger value inductors generally maximize output current capability by reducing inductor current ripple. In addition, higher switching frequencies (especially above 750kHz) will reduce the maximum output current that can be supplied (see the Typical Performance Characteristics for details).

#### **Burst Mode OPERATION**

When the PWM/SYNC pin is held low, the buck-boost converter employs Burst Mode operation using a variable frequency switching algorithm that minimizes the no-load input quiescent current and improves efficiency at light load by reducing the amount of switching to the minimum level required to support the load. The output current capability in Burst Mode operation is substantially lower than in PWM mode and is intended to support light standby loads (typically under 50mA). Curves showing the maximum Burst Mode load current as a function of the input and output voltage can be found in the Typical Characteristics section of this data sheet. If the converter load in Burst Mode operation exceeds the maximum Burst Mode current capability, the output will lose regulation.

Each Burst Mode cycle is initiated when switches A and C turn on producing a linearly increasing current through the inductor. When the inductor current reaches the Burst Mode current limit (1A typically) switches B and D are turned on, discharging the energy stored in the inductor into the output capacitor and load. Once the inductor current reaches zero, all switches are turned off and the cycle is complete. Current pulses generated in this manner are repeated as often as necessary to maintain regulation of the output voltage. In Burst Mode operation, the error amplifier is not used but is instead placed in a low current standby mode to reduce supply current and improve light load efficiency.

#### SOFT-START

To minimize input current transients on power-up, the LTC3115-1 incorporates an internal soft-start circuit with a nominal duration of 9ms. The soft-start is implemented by a linearly increasing ramp of the error amplifier reference voltage during the soft-start duration. As a result, the duration of the soft-start period is largely unaffected by the size of the output capacitor or the output regulation voltage. Given the closed-loop nature of the soft-start implementation, the converter is able to respond to load transients that occur during the soft-start interval. The soft-start period is reset by thermal shutdown and UVLO events on both  $V_{IN}$  and  $V_{CC}$ .



# LTC3115-1

## OPERATION

### V<sub>CC</sub> REGULATOR

An internal low dropout regulator generates the 4.45V (nominal)  $V_{CC}$  rail from  $V_{IN}$ . The  $V_{CC}$  rail powers the internal control circuitry and power device gate drivers of the LTC3115-1. The V<sub>CC</sub> regulator is disabled in shutdown to reduce quiescent current and is enabled by forcing the RUN pin above its logic threshold. The V<sub>CC</sub> regulator includes current limit protection to safeguard against short circuiting of the  $V_{CC}$  rail. For applications where the output voltage is set to 5V, the V<sub>CC</sub> rail can be driven from the output rail through a Schottky diode. Bootstrapping in this manner can provide a significant efficiency improvement, particularly at large voltage step down ratios, and may also allow operation down to a lower input voltage. The maximum operating voltage for the V<sub>CC</sub> pin is 5.5V. When forcing V<sub>CC</sub> externally, care must be taken to ensure that this limit is not exceeded.

### UNDERVOLTAGE LOCKOUT

To eliminate erratic behavior when the input voltage is too low to ensure proper operation, the LTC3115-1 incorporates internal undervoltage lockout (UVLO) circuitry. There are two UVLO comparators, one that monitors  $V_{IN}$  and another that monitors  $V_{CC}$ . The buck-boost converter is disabled if either  $V_{IN}$  or  $V_{CC}$  falls below its respective UVLO threshold. The input voltage UVLO comparator has a falling threshold of 2.4V (typical). If the input voltage falls below this level all switching is disabled until the input voltage rises above 2.6V (nominal). The  $V_{CC}$  UVLO has a falling threshold of 2.4V. If  $V_{CC}$  falls below this threshold the buck-boost converter is prevented from switching until  $V_{CC}$  rises above 2.6V.

Depending on the particular application circuit it is possible that either of these UVLO thresholds could be the factor limiting the minimum input operating voltage of the LTC3115-1. The dominant factor depends on the voltage drop between  $V_{IN}$  and  $V_{CC}$  which is determined by the dropout voltage of the  $V_{CC}$  regulator and is proportional to the total load current drawn from  $V_{CC}$ . The load current on the  $V_{CC}$  regulator is principally generated by the gate driver supply currents which are proportional to operating frequency and generally increase with larger

input and output voltages. As a result, at higher switching frequencies and higher input and output voltages the V<sub>CC</sub> regulator dropout voltage will increase, making it more likely that the V<sub>CC</sub> UVLO threshold could become the limiting factor. Curves provided in the Typical Performance Characteristics section of this data sheet show the typical V<sub>CC</sub> current and can be used to estimate the V<sub>CC</sub> regulator dropout voltage in a particular application. In applications where V<sub>CC</sub> is bootstrapped (powered by V<sub>OUT</sub> or by an auxiliary supply rail through a Schottky diode) the minimum input operating voltage will be limited only by the input voltage UVLO threshold.

#### **RUN PIN COMPARATOR**

In addition to serving as a logic-level input to enable the IC, the RUN pin features an accurate internal comparator allowing it to be used to set custom rising and falling input undervoltage lockout thresholds with the addition of an external resistor divider. When the RUN pin is driven above its logic threshold (typically 0.8V) the V<sub>CC</sub> regulator is enabled which provides power to the internal control circuitry of the IC and the accurate RUN pin comparator is enabled. If the RUN pin voltage is increased further so that it exceeds the RUN comparator threshold (1.21V nominal), the buck-boost converter will be enabled.

If the RUN pin is brought below the RUN comparator threshold, the buck-boost converter will inhibit switching, but the V<sub>CC</sub> regulator and control circuitry will remain powered unless the RUN pin is brought below its logic threshold. Therefore, in order to place the part in shutdown and reduce the input current to its minimum level ( $3\mu$ A typical) it is necessary to ensure that the RUN pin is brought below the worst-case logic threshold (0.3V). The RUN pin is a high voltage input and can be connected directly to V<sub>IN</sub> to continuously enable the part when the input supply is present. If the RUN pin is forced above approximately 5V it will sink a small current as given by the following equation:

$$I_{\rm RUN} \cong \frac{V_{\rm RUN} - 5V}{5M\Omega}$$

With the addition of an external resistor divider as shown in Figure 3, the RUN pin can be used to establish a custom






Figure 3. Accurate RUN Pin Comparator

input undervoltage lockout threshold. The buck-boost converter is enabled when the RUN pin reaches 1.21V which allows the rising UVLO threshold to be set via the resistor divider ratio. Once the RUN pin reaches the threshold voltage, the comparator switches and the buck-boost converter is enabled. In addition, an internal 0.5 $\mu$ A (typical) current source is enabled which sources current out of the RUN pin raising the RUN pin voltage away from the threshold. In order to disable the part, V<sub>IN</sub> must be reduced sufficiently to overcome the hysteresis generated by this current as well as the 100mV hysteresis of the RUN comparator. As a result, the amount of hysteresis can be independently programmed without affecting the rising UVLO threshold by scaling the values of both resistors.

#### THERMAL CONSIDERATIONS

The power switches in the LTC3115-1 are designed to operate continuously with currents up to the internal current limit thresholds. However, when operating at high current levels there may be significant heat generated within the IC. In addition, in many applications the  $V_{CC}$  regulator is operated with large input-to-output voltage differentials resulting in significant levels of power dissipation in its pass element which can add significantly to the total power dissipated within the IC. As a result, careful consideration must be given to the thermal environment of the IC in order to optimize efficiency and ensure that the LTC3115-1 is able to provide its full-rated output current. Specifically. the exposed die attach pad of both the DHD and FE packages should be soldered to the PC board and the PC board should be designed to maximize the conduction of heat out of the IC package. This can be accomplished by utilizing multiple vias from the die attach pad connection to other PCB layers containing a large area of exposed copper.

If the die temperature exceeds approximately 165°C, the IC will enter overtemperature shutdown and all switching will be inhibited. The part will remain disabled until the die cools by approximately 10°C. The soft-start circuit is re-initialized in overtemperature shutdown to provide a smooth recovery when the fault condition is removed.



The standard LTC3115-1 application circuit is shown as the typical application on the front page of this data sheet. The appropriate selection of external components is dependent upon the required performance of the IC in each particular application given considerations and trade-offs such as PCB area, cost, output and input voltage, allowable ripple voltage, efficiency and thermal considerations. This section of the data sheet provides some basic guidelines and considerations to aid in the selection of external components and the design of the application circuit.

#### V<sub>CC</sub> Capacitor Selection

The V<sub>CC</sub> output on the LTC3115-1 is generated from the input voltage by an internal low dropout regulator. The  $V_{CC}$ regulator has been designed for stable operation with a wide range of output capacitors. For most applications, a low ESR ceramic capacitor of at least 4.7µF should be utilized. The capacitor should be placed as close to the pin as possible and should connect to the  $PV_{CC}$  pin and ground through the shortest traces possible. The PV<sub>CC</sub> pin is the regulator output and is also the internal supply pin for the gate drivers and boost rail charging diodes. The V<sub>CC</sub> pin is the supply connection for the remainder of the control circuitry. The  $PV_{CC}$  and  $V_{CC}$  pins must be connected together on the application PCB. If the trace connecting V<sub>CC</sub> to PV<sub>CC</sub> cannot be made via a short connection, an additional 0.1µF bypass capacitor should be placed between the V<sub>CC</sub> pin and ground using the shortest connections possible.

### Inductor Selection

The choice of inductor used in LTC3115-1 application circuits influences the maximum deliverable output current, the magnitude of the inductor current ripple, and the power conversion efficiency. The inductor must have low DC series resistance or output current capability and efficiency will be compromised. Larger inductance values reduce inductor current ripple and will therefore generally yield greater output current capability. For a fixed DC resistance, a larger value of inductance will yield higher efficiency by reducing the peak current to be closer to the average output current and therefore minimize resistive losses due to high RMS currents. However, a larger inductor value within any given inductor family will generally have a greater series resistance, thereby counteracting this efficiency advantage. In general, inductors with larger inductance values and lower DC resistance will increase the deliverable output current and improve the efficiency of LTC3115-1 applications.

An inductor used in LTC3115-1 applications should have a saturation current rating that is greater than the worst-case average inductor current plus half the ripple current. The peak-to-peak inductor current ripple for each operational mode can be calculated from the following formula, where f is the switching frequency, L is the inductance, and  $t_{LOW}$  is the switch pin minimum low time. The switch pin minimum low time can be determined from curves given in the Typical Performance Characteristics section of this data sheet.

$$\Delta I_{L(P-P)(BUCK)} = \frac{V_{OUT}}{L} \left( \frac{V_{IN} - V_{OUT}}{V_{IN}} \right) \left( \frac{1}{f} - t_{LOW} \right)$$
$$\Delta I_{L(P-P)(BOOST)} = \frac{V_{IN}}{L} \left( \frac{V_{OUT} - V_{IN}}{V_{OUT}} \right) \left( \frac{1}{f} - t_{LOW} \right)$$

In addition to its influence on power conversion efficiency, the inductor DC resistance can also impact the maximum output current capability of the buck-boost converter particularly at low input voltages. In buck mode, the output current of the buck-boost converter is generally limited only by the inductor current reaching the current limit threshold. However, in boost mode, especially at large step-up ratios, the output current capability can also be limited by the total resistive losses in the power stage. These include switch resistances, inductor resistance, and PCB trace resistance. Use of an inductor with high DC resistance can degrade the output current capability from that shown in the Typical Performance Characteristics section of this data sheet. As a guideline, in most applications the inductor DC resistance should be significantly smaller than the typical power switch resistance of  $150m\Omega$ .

Different inductor core materials and styles have an impact on the size and price of an inductor at any given current rating. Shielded construction is generally preferred as it minimizes the chances of interference with other circuitry. The choice of inductor style depends upon the price, sizing, and EMI requirements of a particular application. Table 1



provides a small sampling of inductors that are well suited to many LTC3115-1 applications.

In applications with  $V_{OUT} \geq 20V$ , it is recommended that a minimum inductance value,  $L_{MIN}$ , be utilized where f is the switching frequency:

$$L_{MIN} = \frac{12H}{(f/Hz)}$$

Table 1. Representative Surface Mount Inductors

| PART NUMBER  | VALUE<br>(µH)          | DCR<br>(mΩ)          | MAX DC<br>CURRENT (A)     | SIZE (mm)<br>W × L × H  |
|--|------------------------|----------------------|---------------------------|---|
| <b>Coilcraft</b><br>LPS6225<br>LPS6235<br>MSS1038<br>D03316P                     | 4.7<br>6.8<br>22<br>15 | 65<br>75<br>70<br>50 | 3.2<br>2.8<br>3.3<br>3.0  | $\begin{array}{c} 6.2 \times 6.2 \times 2.5 \\ 6.2 \times 6.2 \times 3.5 \\ 10.2 \times 10.5 \times 3.8 \\ 12.9 \times 9.4 \times 5.2 \end{array}$    |
| <b>Cooper-Bussmann</b><br>CD1-150-R<br>DR1030-100-R<br>FP3-8R2-R<br>DR1040-220-R | 15<br>10<br>8.2<br>22  | 50<br>40<br>74<br>54 | 3.6<br>3.18<br>3.4<br>2.9 | $\begin{array}{c} 10.5 \times 10.4 \times 4.0 \\ 10.3 \times 10.5 \times 3.0 \\ 7.3 \times 6.7 \times 3.0 \\ 10.3 \times 10.5 \times 4.0 \end{array}$ |
| <b>Panasonic</b><br>EllCTV180M<br>EllATV100M                                     | 18<br>10               | 30<br>23             | 3.0<br>3.3                | $12 \times 12 \times 4.2$ $10 \times 10 \times 4.2$   |
| Sumida<br>CDRH8D28/HP<br>CDR10D48MNNP<br>CDRH8D28NP                              | 10<br>39<br>4.7        | 78<br>105<br>24.7    | 3.0<br>3.0<br>3.4         | $\begin{array}{c} 8.3 \times 8.3 \times 3 \\ 10.3 \times 10.3 \times 5 \\ 8.3 \times 8.3 \times 3 \end{array}$  |
| <b>Taiyo-Yuden</b><br>NR10050T150M   | 15                     | 46                   | 3.6                       | 9.8×9.8×5   |
| <b>TOKO</b><br>B1047AS-6R8N<br>B1179BS-150M<br>892NAS-180M                       | 6.8<br>15<br>18        | 36<br>56<br>42       | 2.9<br>3.3<br>3.0         | $7.6 \times 7.6 \times 5$<br>10.3 × 10.3 × 4<br>12.3 × 12.3 × 4.5   |
| <b>Würth</b><br>7447789004<br>744771133<br>744066150                             | 4.7<br>33<br>15        | 33<br>49<br>40       | 2.9<br>2.7<br>3.2         | $7.3 \times 7.3 \times 3.2 \\ 12 \times 12 \times 6 \\ 10 \times 10 \times 3.8$   |

### **Output Capacitor Selection**

A low ESR output capacitor should be utilized at the buckboost converter output in order to minimize output voltage ripple. Multilayer ceramic capacitors are an excellent option as they have low ESR and are available in small footprints. The capacitor value should be chosen large enough to reduce the output voltage ripple to acceptable levels. Neglecting the capacitor ESR and ESL, the peak-to-peak output voltage ripple can be calculated by the following formulas, where f is the switching frequency, C<sub>OUT</sub> is the capacitance,  $t_{LOW}$  is the switch pin minimum low time, and  $I_{LOAD}$  is the output current. Curves for the value of  $t_{LOW}$  as a function of switching frequency and temperature can be found in Typical Performance Characteristics section of this data sheet.

$$\Delta V_{P-P(BUCK)} = \frac{I_{LOAD}t_{LOW}}{C_{OUT}}$$
$$\Delta V_{P-P(BOOST)} = \frac{I_{LOAD}}{fC_{OUT}} \left( \frac{V_{OUT} - V_{IN} + t_{LOW}fV_{IN}}{V_{OUT}} \right).$$

The output voltage ripple increases with load current and is generally higher in boost mode than in buck mode. These expressions only take into account the output voltage ripple that results from the output current being discontinuous. They provide a good approximation to the ripple at any significant load current but underestimate the output voltage ripple at very light loads where output voltage ripple is dominated by the inductor current ripple.

In addition to output voltage ripple generated across the output capacitance, there is also output voltage ripple produced across the internal resistance of the output capacitor. The ESR-generated output voltage ripple is proportional to the series resistance of the output capacitor and is given by the following expressions where  $R_{ESR}$  is the series resistance of the output capacitor and all other terms are as previously defined.

$$\begin{split} \Delta V_{\text{P-P(BUCK)}} = & \frac{I_{\text{LOAD}} R_{\text{ESR}}}{1 - t_{\text{LOW}} f} \cong I_{\text{LOAD}} R_{\text{ESR}} \\ \Delta V_{\text{P-P(BOOST)}} = & \frac{I_{\text{LOAD}} R_{\text{ESR}} V_{\text{OUT}}}{V_{\text{IN}} (1 - t_{\text{LOW}} f)} \cong I_{\text{LOAD}} R_{\text{ESR}} \left( \frac{V_{\text{OUT}}}{V_{\text{IN}}} \right) \end{split}$$

#### **Input Capacitor Selection**

The PV<sub>IN</sub> pin carries the full inductor current and provides power to internal control circuits in the IC. To minimize input voltage ripple and ensure proper operation of the IC, a low ESR bypass capacitor with a value of at least  $4.7\mu$ F should be located as close to this pin as possible. The traces connecting this capacitor to PV<sub>IN</sub> and the ground plane should be made as short as possible. The V<sub>IN</sub> pin provides power to the V<sub>CC</sub> regulator and other internal circuitry. If the PCB trace connecting V<sub>IN</sub> to PV<sub>IN</sub> is long, it



may be necessary to add an additional small value bypass capacitor near the  $V_{\mbox{IN}}$  pin.

When powered through long leads or from a high ESR power source, a larger value bulk input capacitor may be required. In such applications, a  $47\mu$ F to  $100\mu$ F electrolytic capacitor in parallel with a  $1\mu$ F ceramic capacitor generally yields a high performance, low cost solution.

#### **Recommended Input and Output Capacitors**

The capacitors used to filter the input and output of the LTC3115-1 must have low ESR and must be rated to handle the large AC currents generated by switching converters. This is important to maintain proper functioning of the IC and to reduce output voltage ripple. There are many capacitor types that are well suited to such applications including multilayer ceramic, low ESR tantalum, OS-CON and POSCAP technologies. In addition, there are certain types of electrolytic capacitors such as solid aluminum organic polymer capacitors that are designed for low ESR and high AC currents and these are also well suited to LTC3115-1 applications (Table 2). The choice of capacitor technology is primarily dictated by a trade-off between cost, size and leakage current. Notice that some capacitors such as the OS-CON and POSCAP technologies can exhibit significant DC leakage currents which may limit their applicability in devices which require low no-load quiescent current in Burst Mode operation.

Ceramic capacitors are often utilized in switching converter applications due to their small size, low ESR, and low leakage currents. However, many ceramic capacitors designed for power applications experience significant loss in capacitance from their rated value with increased DC bias voltages. For example, it is not uncommon for a small surface mount ceramic capacitor to lose more than 50% of its rated capacitance when operated near its rated voltage. As a result, it is sometimes necessary to use a larger value capacitance or a capacitor with a higher voltage rating than required in order to actually realize the intended capacitance at the full operating voltage. To ensure that the intended capacitance is realized in the application circuit, be sure to consult the capacitor vendor's curve of capacitance versus DC bias voltage.

| Table 2. Representative Bypass and Output Capacitors |               |                |  |  |  |
|--|---------------|----------------|--|--|--|
| MANUFACTURER,<br>Part Number                         | VALUE<br>(µF) | VOLTAGE<br>(V) | $\begin{array}{c} \text{SIZE L} \times \text{W} \times \text{H (mm),} \\ \text{TYPE, ESR} \end{array}$             |  |  |
| AVX  |               |                |  |  |  |
| 12103D226MAT2A                                       | 22            | 25             | 3.2 × 2.5 × 2.79<br>X5R Ceramic  |  |  |
| TPME226K050R0075                                     | 22            | 50             | $7.3 \times 4.3 \times 4.1$<br>Tantalum, 75m $\Omega$  |  |  |
| Kemet  |               |                |  |  |  |
| C2220X226K3RACTU                                     | 22            | 25             | 5.7 × 5.0 × 2.4<br>X7R Ceramic   |  |  |
| A700D226M016ATE030                                   | 22            | 16             | $7.3 \times 4.3 \times 2.8$<br>Alum. Polymer, $30m\Omega$  |  |  |
| Murata   |               |                |  |  |  |
| GRM32ER71E226KE15L                                   | 22            | 25             | 3.2 × 2.5 × 2.5<br>X7R Ceramic   |  |  |
| Nichicon   |               |                |  |  |  |
| PLV1E121MDL1   | 82            | 25             | $8 \times 8 \times 12$<br>Alum. Polymer, 25m $\Omega$  |  |  |
| Panasonic  |               |                |  |  |  |
| ECJ-4YB1E226M  | 22            | 25             | 3.2 × 2.5 × 2.5<br>X5R Ceramic   |  |  |
| Sanyo  |               |                |  |  |  |
| 25TQC22MV  | 22            | 25             | $7.3 \times 4.3 \times 3.1$<br>POSCAP, 50m $\Omega$  |  |  |
| 16TQC100M  | 100           | 16             | $7.3 \times 4.3 \times 1.9$<br>POSCAP, 45m $\Omega$  |  |  |
| 25SVPF47M  | 47            | 25             | $\begin{array}{c} \textbf{6.6} \times \textbf{6.6} \times \textbf{5.9} \\ \textbf{OS-CON, 30m} \Omega \end{array}$ |  |  |
| Taiyo Yuden  |               |                |  |  |  |
| UMK325BJ106MM-T                                      | 10            | 50             | 3.2 × 2.5 × 2.5<br>X5R Ceramic   |  |  |
| TMK325BJ226MM-T                                      | 22            | 25             | 3.2 × 2.5 × 2.5<br>X5R Ceramic   |  |  |
| TDK  |               |                |  |  |  |
| KTJ500B226M55BFT00                                   | 22            | 50             | 6.0 × 5.3 × 5.5<br>X7R Ceramic   |  |  |
| C5750X7R1H106M                                       | 10            | 50             | 5.7 × 5.0 × 2.0<br>X7R Ceramic   |  |  |
| CKG57NX5R1E476M                                      | 47            | 25             | 6.5 × 5.5 × 5.5<br>X5R Ceramic   |  |  |
| Vishay   |               |                |  |  |  |
| 94SVPD476X0035F12                                    | 47            | 35             | $\begin{array}{c} 10.3\times10.3\times12.6\\ \text{OS-CON, }30\text{m}\Omega\end{array}$                           |  |  |



#### **Programming Custom Input UVLO Thresholds**

With the addition of an external resistor divider connected to the input voltage as shown in Figure 4, the RUN pin can be used to program the input voltage at which the LTC3115-1 is enabled and disabled.

For a rising input voltage, the LTC3115-1 is enabled when  $V_{\text{IN}}$  reaches the threshold given by the following equation, where R1 and R2 are the values of the resistor divider resistors:


$$V_{\text{TH}(\text{RISING})} = 1.21 V \left( \frac{\text{R1+R2}}{\text{R2}} \right)$$

To ensure robust operation in the presence of noise, the RUN pin has two forms of hysteresis. A fixed 100mV of hysteresis within the RUN pin comparator provides a minimum RUN pin hysteresis equal to 8.3% of the input turn-on voltage independent of the resistor divider values. In addition, an internal hysteresis current that is sourced from the RUN pin during operation generates an additive level of hysteresis which can be programmed by the value of R1 to increase the overall hysteresis to suit the requirements of specific applications.

Once the IC is enabled, it will remain enabled until the input voltage drops below the comparator threshold by the hysteresis voltage,  $V_{HYST}$ , as given by the following equation where R1 and R2 are values of the divider resistors:

$$V_{HYST} = R1 \cdot 0.5 \mu A + \left(\frac{R1 + R2}{R2}\right) 0.1 V$$

Therefore, the rising UVLO threshold and amount of hysteresis can be independently programmed via appropriate selection of resistors R1 and R2. For high levels of hysteresis, the value of R1 can become larger than is desirable in a practical implementation (greater than  $1M\Omega$ 





to  $2M\Omega$ ). In such cases, the amount of hysteresis can be increased further through the addition of an additional resistor,  $R_H$ , as shown in Figure 5.

When using the additional  $R_H$  resistor, the rising RUN pin threshold remains as given by the original equation and the hysteresis is given by the following expression:

$$V_{HYST} = \left(\frac{R1+R2}{R2}\right) 0.1V + \frac{R_{H}R2 + R_{H}R1 + R1R2}{R2} (0.5\mu A)$$

Figure 5. Increasing Input UVLO hysteresis

To improve the noise robustness and accuracy of the UVLO thresholds, the RUN pin input can be filtered by adding a 1000pF capacitor from RUN to GND. Larger valued capacitors should not be utilized because they could interfere with operation of the hysteresis.

#### Bootstrapping the V<sub>CC</sub> Regulator

The high and low side gate drivers are powered through the  $PV_{CC}$  rail which is generated from the input voltage through an internal linear regulator. In some applications, especially at higher operating frequencies and high input and output voltages, the power dissipation in the linear V<sub>CC</sub> regulator can become a key factor in the conversion efficiency of the converter and can even become a significant source of thermal heating. For example, at a 1.2MHz switching frequency, an input voltage of 36V, and an output voltage of 24V, the total  $PV_{CC}/V_{CC}$  current is approximately 18mA as shown in the Typical Performance Characteristics section of this data sheet. As a result, this will generate 568mW of power dissipation in the V<sub>CC</sub> regulator which will result in an increase in die temperature of approximately 24° above ambient in the DFN package. This significant power loss will have a substantial impact on the conversion efficiency and the additional heating may limit the maximum ambient operating temperature for the application. 31151fb

A significant performance advantage can be attained in applications which have the converter output voltage programmed to 5V if the output voltage is utilized to power the PV<sub>CC</sub> and V<sub>CC</sub> rails. This can be done by connecting a Schottky diode from V<sub>OUT</sub> to PV<sub>CC</sub>/V<sub>CC</sub> as shown in Figure 6. With this bootstrap diode installed, the gate driver currents are generated directly by the buck-boost converter at high efficiency rather than through the internal linear regulator. To minimize current drawn from the output, the internal V<sub>CC</sub> regulator contains reverse blocking circuitry which minimizes the current into the PV<sub>CC</sub>/V<sub>CC</sub> pins when they are driven above the input voltage.





Figure 6. Bootstrapping  $PV_{CC}$  and  $V_{CC}$ 

#### Buck Mode Small-Signal Model

The LTC3115-1 uses a voltage mode control loop to maintain regulation of the output voltage. An externally compensated error amplifier drives the VC pin to generate the appropriate duty cycle of the power switches. Use of an external compensation network provides the flexibility for optimization of closed loop performance over the wide variety of output voltages, switching frequencies, and external component values supported by the LTC3115-1.

The small-signal transfer function of the buck-boost converter is different in the buck and boost modes of operation and care must be taken to ensure stability in both operating regions. When stepping down from a higher input voltage to a lower output voltage, the converter will operate in buck mode and the small-signal transfer function from the error amplifier output,  $V_C$ , to the converter output voltage is given by the following equation:



The gain term,  $G_{BUCK}$ , is comprised of three different components: the gain of the analog divider, the gain of the pulse width modulator, and the gain of the power stage as given by the following expressions where  $V_{IN}$  is the input voltage to the converter, f is the switching frequency, R is the load resistance, and  $t_{LOW}$  is the switch pin minimum low time. Curves showing the switch pin minimum low time can be found in the Typical Performance Characteristics section of this data sheet. The parameter  $R_S$  represents the average series resistance of the power stage and can be approximated as twice the average power switch resistance plus the DC resistance of the inductor.

$$G_{BUCK} = G_{DIVIDER} G_{PWM} G_{POWER}$$

$$G_{DIVIDER} = \frac{19.8V}{V_{IN}}$$

$$G_{PWM} = \frac{3}{2V} (1 - t_{LOW} f)$$

$$G_{POWER} = \frac{V_{IN} R}{(1 - t_{LOW} f) (R + R_S)}$$

Notice that the gain of the analog divider cancels the input voltage dependence of the power stage. As a result, the buck mode gain is well approximated by a constant as given by the following equation:

$$G_{BUCK} = 29.7 \frac{R}{R+R_S} \cong 29.7 = 29.5 dB$$

The buck mode transfer function has a single zero which is generated by the ESR of the output capacitor. The zero frequency,  $f_Z$ , is given by the following expression where  $R_C$  and  $C_0$  are the ESR and value of the output filter capacitor respectively.

$$f_{Z} = \frac{1}{2\pi R_{C}C_{0}}$$

In most applications, an output capacitor with a very low ESR is utilized in order to reduce the output voltage ripple to acceptable levels. Such low values of capacitor ESR result in a very high frequency zero and as a result the zero is commonly too high in frequency to significantly impact compensation of the feedback loop.



The denominator of the buck mode transfer function exhibits a pair of resonant poles generated by the LC filtering of the power stage. The resonant frequency of the power stage,  $f_0$ , is given by the following expression where L is the value of the inductor:

$$f_0 = \frac{1}{2\pi} \sqrt{\frac{R + R_S}{LC_0 (R + R_C)}} \cong \frac{1}{2\pi} \sqrt{\frac{1}{LC_0}}$$

The quality factor, Q, has a significant impact on compensation of the voltage loop since a higher Q factor produces a sharper loss of phase near the resonant frequency. The quality factor is inversely related to the amount of damping in the power stage and is substantially influenced by the average series resistance of the power stage,  $R_S$ . Lower values of  $R_S$  will increase the Q and result in a sharper loss of phase near the resonant frequency and will require more phase boost or lower bandwidth to maintain an adequate phase margin.

$$Q = \frac{\sqrt{LC_0(R+R_c)(R+R_s)}}{RR_cC_0 + L + C_0R_s(R+R_c)} \cong \frac{\sqrt{LC_0}}{\frac{L}{R} + C_0R_s}$$

#### **Boost Mode Small-Signal Model**

When stepping up from a lower input voltage to a higher output voltage, the buck-boost converter will operate in boost mode where the small-signal transfer function from control voltage,  $V_C$ , to the output voltage is given by the following expression.

$$\frac{V_0}{V_C}\Big|_{BOOST MODE} = G_{BOOST} \frac{\left(1 + \frac{s}{2\pi f_Z}\right) \left(1 - \frac{s}{2\pi f_{RHPZ}}\right)}{1 + \frac{s}{2\pi f_0 Q} + \left(\frac{s}{2\pi f_0}\right)^2}$$

In boost mode operation, the transfer function is characterized by a pair of resonant poles and a zero generated by the ESR of the output capacitor as in buck mode. However, in addition there is a right half plane zero which generates increasing gain and decreasing phase at higher frequencies. As a result, the crossover frequency in boost mode operation generally must be set lower than in buck mode in order to maintain sufficient phase margin. The boost mode gain,  $G_{BOOST}$ , is comprised of three components: the analog divider, the pulse width modulator and the power stage. The gain of the analog divider and PWM remain the same as in buck mode operation, but the gain of the power stage in boost mode is given by the following equation:

$$G_{POWER} \cong \frac{V_{OUT}^2}{(1 - t_{LOW} f) V_{IN}}$$

By combining the individual terms, the total gain in boost mode can be reduced to the following expression. Notice that unlike in buck mode, the gain in boost mode is a function of both the input and output voltage.

$$G_{BOOST} \cong \frac{29.7 V_{OUT}^2}{V_{IN}^2}$$

In boost mode operation, the frequency of the right half plane zero,  $f_{RHPZ}$ , is given by the following expression. The frequency of the right half plane zero decreases at higher loads and with larger inductors.

$$f_{\rm RHPZ} = \frac{R(1 - t_{\rm LOW} f)^2 V_{\rm IN}^2}{2\pi L V_{\rm OUT}^2}$$

In boost mode, the resonant frequency of the power stage has a dependence on the input and output voltage as shown by the following equation.

$$f_0 = \frac{1}{2\pi} \sqrt{\frac{R_S + \frac{RV_{IN}^2}{V_{OUT}^2}}{LC_0(R + R_C)}} \cong \frac{1}{2\pi} \cdot \frac{V_{IN}}{V_{OUT}} \sqrt{\frac{1}{LC}}$$

Finally, the magnitude of the quality factor of the power stage in boost mode operation is given by the following expression.

$$Q = \frac{\sqrt{LC_0R\left(R_S + \frac{RV_{IN}^2}{V_{0UT}^2}\right)}}{L + C_0R_SR}$$



#### **Compensation of the Voltage Loop**

The small-signal models of the LTC3115-1 reveal that the transfer function from the error amplifier output, VC, to the output voltage is characterized by a set of resonant poles and a possible zero generated by the ESR of the output capacitor as shown in the Bode plot of Figure 7. In boost mode operation, there is an additional right half plane zero that produces phase lag and increasing gain at higher frequencies. Typically, the compensation network is designed to ensure that the loop crossover frequency is low enough that the phase loss from the right half plane zero is minimized. The low frequency gain in buck mode is a constant, but varies with both V<sub>IN</sub> and V<sub>OUT</sub> in boost mode.




Figure 7. Buck-Boost Converter Bode Plot

For charging or other applications that do not require an optimized output voltage transient response, a simple Type I compensation network as shown in Figure 8 can be used to stabilize the voltage loop. To ensure sufficient phase margin, the gain of the error amplifier must be low enough that the resultant crossover frequency of the control loop is well below the resonant frequency.




Figure 8. Error Amplifier with Type I Compensation

In most applications, the low bandwidth of the Type I compensated loop will not provide sufficient transient response performance. To obtain a wider bandwidth feedback loop, optimize the transient response, and minimize the size of the output capacitor, a Type III compensation network as shown in Figure 9 is required.




Figure 9. Error Amplifier with Type III Compensation

A Bode plot of the typical Type III compensation network is shown in Figure 10. The Type III compensation network provides a pole near the origin which produces a very high loop gain at DC to minimize any steady-state error in the regulation voltage. Two zeros located at  $f_{ZERO1}$  and  $f_{ZERO2}$ provide sufficient phase boost to allow the loop crossover frequency to be set above the resonant frequency,  $f_0$ , of the power stage. The Type III compensation network also introduces a second and third pole. The second pole, at frequency  $f_{POLE2}$ , reduces the error amplifier gain to a zero slope to prevent the loop crossover from extending too high in frequency. The third pole at frequency  $f_{POLE3}$ provides attenuation of high frequency switching noise.




Figure 10. Type III Compensation Bode Plot


The transfer function of the compensated Type III error amplifier from the input of the resistor divider to the output of the error amplifier, VC, is:

$$\frac{V_{C}(s)}{V_{OUT}(s)} = G_{EA} \frac{\left(1 + \frac{s}{2\pi f_{ZERO1}}\right) \left(1 + \frac{s}{2\pi f_{ZERO2}}\right)}{s \left(1 + \frac{s}{2\pi f_{POLE2}}\right) \left(1 + \frac{s}{2\pi f_{POLE3}}\right)}$$

The error amplifier gain is given by the following equation. The simpler approximate value is sufficiently accurate in most cases since  $C_{FB}$  is typically much larger in value than  $C_{POLE}$ .

$$G_{EA} = \frac{1}{R_{TOP} (C_{FB} + C_{POLE})} \cong \frac{1}{R_{TOP} C_{FB}}$$

The pole and zero frequencies of the Type III compensation network can be calculated from the following equations where all frequencies are in Hz, resistances are in ohms, and capacitances are in farads.



In most applications the compensation network is designed so that the loop crossover frequency is above the resonant frequency of the power stage, but sufficiently below the boost mode right half plane zero to minimize the additional phase loss. Once the crossover frequency is decided upon, the phase boost provided by the compensation network is centered at that point in order to maximize the phase margin. A larger separation in frequency between the zeros and higher order poles will provide a higher peak phase boost but may also increase the gain of the error amplifier which can push out the loop crossover to a higher frequency.

The Q of the power stage can have a significant influence on the design of the compensation network because it determines how rapidly the 180° of phase loss in the power stage occurs. For very low values of series resistance,  $R_S$ , the Q will be higher and the phase loss will occur sharply. In such cases, the phase of the power stage will fall rapidly to -180° above the resonant frequency and the total phase margin must be provided by the compensation network. However, with higher losses in the power stage (larger  $R_S$ ) the Q factor will be lower and the phase loss will occur more gradually. As a result, the power stage phase will not be as close to -180° at the crossover frequency and less phase boost is required of the compensation network.

The LTC3115-1 error amplifier is designed to have a fixed maximum bandwidth in order to provide rejection of switching noise to prevent it from interfering with the control loop. From a frequency domain perspective, this can be viewed as an additional single pole as illustrated in Figure 11. The nominal frequency of this pole is 300kHz. For typical loop crossover frequencies below about 50kHz the phase contributed by this additional pole is negligible. However, for loops with higher crossover frequencies this additional phase loss should be taken into account when designing the compensation network.




Figure 11. Internal Loop Filter



#### Loop Compensation Example

This section provides an example illustrating the design of a compensation network for a typical LTC3115-1 application circuit. In this example a 5V regulated output voltage is generated with the ability to supply a 500mA load from an input power source ranging from 3.5V to 30V. To reduce switching losses a 750kHz switching frequency has been chosen for this example. In this application the maximum inductor current ripple will occur at the highest input voltage. An inductor value of 8.2µH has been chosen to limit the worst-case inductor current ripple to approximately 600mA. A low ESR output capacitor with a value of 20µF is specified to yield a worst-case output voltage ripple (occurring at the worst-case step-up ratio and maximum load current) of approximately 12mV. In summary, the key power stage specifications for this LTC3115-1 example application are given below.

f = 0.75MHz,  $t_{LOW}$  = 0.1µs V<sub>IN</sub> = 3.5V to 30V V<sub>OUT</sub> = 5V at 500mA C<sub>OUT</sub> = 20µF, R<sub>C</sub> = 10mΩ L = 8.2µH, R<sub>L</sub> = 45mΩ

With the power stage parameters specified, the compensation network can be designed. In most applications, the most challenging compensation corner is boost mode operation at the greatest step-up ratio and highest load current since this generates the lowest frequency right half plane zero and results in the greatest phase loss. Therefore, a reasonable approach is to design the compensation network at this worst-case corner and then verify that sufficient phase margin exists across all other operating conditions. In this example application, at V<sub>IN</sub> = 3.5V and the full 500mA load current, the right half plane zero will be located at 81kHz and this will be a dominant factor in determining the bandwidth of the control loop.

The first step in designing the compensation network is to determine the target crossover frequency for the com-

pensated loop. A reasonable starting point is to assume that the compensation network will generate a peak phase boost of approximately 60°. Therefore, in order to obtain a phase margin of 60°, the loop crossover frequency,  $f_C$ , should be selected as the frequency at which the phase of the buck-boost converter reaches –180°. As a result, at the loop crossover frequency the total phase will be simply the 60° of phase provided by the error amplifier as shown:

Phase Margin =  $\phi_{BUCK-BOOST} + \phi_{ERRORAMPLIFIER} + 180^{\circ}$ =  $-180^{\circ} + 60^{\circ} + 180^{\circ} = 60^{\circ}$ 

Similarly, if a phase margin of  $45^{\circ}$  is required, the target crossover frequency should be picked as the frequency at which the buck-boost converter phase reaches  $-195^{\circ}$  so that the combined phase at the crossover frequency yields the desired  $45^{\circ}$  of phase margin.

This example will be designed for a 60° phase margin to ensure adequate performance over parametric variations and varying operating conditions. As a result, the target crossover frequency,  $f_c$ , will be the point at which the phase of the buck-boost converter reaches –180°. It is generally difficult to determine this frequency analytically given that it is significantly impacted by the Q factor of the resonance in the power stage. As a result, it is best determined from a Bode plot of the buck-boost converter as shown in Figure 12. This Bode plot is for the LTC3115-1 buck-boost converter using the previously specified power stage parameters and was generated from the small-signal model equations using LTspice<sup>®</sup> software. In this case, the phase reaches –180° at 24kHz making  $f_c = 24kHz$  the target crossover frequency for the compensated loop.

From the Bode plot of Figure 12 the gain of the power stage at the target crossover frequency is 19dB. Therefore, in order to make this frequency the crossover frequency in the compensated loop, the total loop gain at  $f_C$  must be adjusted to 0dB. To achieve this, the gain of the compensation network must be designed to be -19dB at the crossover frequency.








Figure 12. Converter Bode Plot,  $V_{IN}$  = 3.5V,  $I_{LOAD}$  = 500mA

At this point in the design process, there are three constraints that have been established for the compensation network. It must have -19dB gain at  $f_C = 24$ kHz, a peak phase boost of 60° and the phase boost must be centered at  $f_C = 24$ kHz. One way to design a compensation network to meet these targets is to simulate the compensated error amplifier Bode plot in LTspice for the typical compensation network shown on the front page of this data sheet. Then, the gain, pole frequencies and zero frequencies can be iteratively adjusted until the required constraints are met.

Alternatively, an analytical approach can be used to design a compensation network with the desired phase boost, center frequency and gain. In general, this procedure can be cumbersome due to the large number of degrees of freedom in a Type III compensation network. However the design process can be simplified by assuming that both compensation zeros occur at the same frequency,  $f_Z$ , and both higher order poles ( $f_{POLE2}$  and  $f_{POLE3}$ ) occur at the common frequency,  $f_P$ . In most cases this is a reasonable assumption since the zeros are typically located between 1kHz and 10kHz and the poles are typically located near each other at much higher frequencies. Given this assumption, the maximum phase boost,  $f_{MAX}$ , provided by the compensated error amplifier is determined simply by the amount of separation between the poles and zeros as shown by the following equation:

$$\phi_{MAX} = 4 \tan^{-1} \left( \sqrt{\frac{f_P}{f_Z}} \right) - 270^{\circ}$$

A reasonable choice is to pick the frequency of the poles, f<sub>P</sub>, to be about 50 times higher than the frequency of the zeros, f<sub>Z</sub>, which provides a peak phase boost of approximately  $\phi_{MAX} = 60^{\circ}$  as was assumed previously. Next, the phase boost must be centered so that the peak phase occurs at the target crossover frequency. The frequency of the maximum phase boost, f<sub>CENTER</sub>, is the geometric mean of the pole and zero frequencies as:

$$f_{CENTER} = \sqrt{f_{P} \bullet f_{Z}} = \sqrt{50} \bullet f_{Z} \cong 7 \bullet f_{Z}$$

Therefore, in order to center the phase boost given a factor of 50 separation between the pole and zero frequencies, the zeros should be located at one seventh of the crossover frequency and the poles should be located at seven times the crossover frequency as given by the following equations:

$$f_{Z} = \frac{1}{7} \bullet f_{C} = \frac{1}{7} (24 \text{ kHz}) = 3.43 \text{ kHz}$$
  
 $f_{P} = 7 \bullet f_{C} = 7 (24 \text{ kHz}) = 168 \text{ kHz}$ 

This placement of the poles and zeros will yield a peak phase boost of 60° that is centered at the crossover frequency,  $f_C$ . Next, in order to produce the desired target crossover frequency, the gain of the compensation network at the point of maximum phase boost,  $G_{CENTER}$ , must be set to -19dB. The gain of the compensated error amplifier at the point of maximum phase gain is given by:

$$G_{CENTER} = 10 \log \left[ \frac{2\pi f_{P}}{\left( 2\pi f_{Z} \right)^{3} \left( R_{TOP} C_{FB} \right)^{2}} \right] dB$$



Assuming a multiple of 50 separation between the pole frequencies and zero frequencies this can be simplified to the following expression:

$$G_{CENTER} = 20 \log \left[ \frac{50}{2\pi f_{C} R_{TOP} C_{FB}} \right] dB$$

This equation completes the set of constraints needed to determine the compensation component values. Specifically, the two zeros,  $f_{ZERO1}$  and  $f_{ZERO2}$ , should be located near 3.43kHz. The two poles,  $f_{POLE2}$  and  $f_{POLE3}$ , should be located near 168kHz and the gain should be set to provide a gain at the crossover frequency of  $G_{CENTER} = -19$ dB.

The first step in defining the compensation component values is to pick a value for  $R_{TOP}$  that provides an acceptably low quiescent current through the resistor divider. A value of  $R_{TOP} = 1M\Omega$  is a reasonable choice. Next, the value of  $C_{FB}$  can be found in order to set the error amplifier gain at the crossover frequency to -19dB as follows:

$$G_{CENTER} = -19.1dB$$

$$= 20log \left[ \frac{50}{2\pi (24kHz)(1 M\Omega)C_{FB}} \right]$$

$$C_{FB} = \frac{50}{2\pi (24kHz)(1 M\Omega)alog \left(\frac{-19.1}{20}\right)} \approx 3.0nF$$

The compensation poles can be set at 168kHz and the zeros at 3.43kHz by using the expressions for the pole and zero frequencies given in the previous section. Setting the frequency of the first zero,  $f_{ZERO1}$ , to 3.43kHz results in the following value for  $R_{FB}$ :

$$R_{FB} = \frac{1}{2\pi (3nF)(3.43 \text{ kHz})} \cong 15.4 \text{ k}\Omega$$

This leaves the free parameter,  $C_{POLE}$ , to set the frequency  $f_{POLE1}$  to the common pole frequency of 168kHz as given:

$$C_{\text{POLE}} = \frac{1}{2\pi (15.4 \text{k}\Omega)(168 \text{kHz})} \cong 62 \text{pF}$$

Next,  $C_{FF}$  can be chosen to set the second zero,  $f_{ZERO2}$ , to the common zero frequency of 3.43kHz.

$$C_{FF} = \frac{1}{2\pi (1 \,\text{M}\,\Omega)(3.43 \,\text{kHz})} \cong 47 \,\text{pF}$$

Finally, the resistor value  $\mathsf{R}_{FF}$  can be chosen to place the second pole at 168kHz.

$$R_{FF} = \frac{1}{2\pi (47 pF)(168 Hz)} \cong 20.0 k\Omega$$

Now that the pole frequencies, zero frequencies and gain of the compensation network have been established, the next step is to generate a Bode plot for the compensated error amplifier to confirm its gain and phase properties. A Bode plot of the error amplifier with the designed compensation component values is shown in Figure 13. The Bode plot confirms that the peak phase occurs at 24kHz and the phase boost at that point is 57.7°. In addition, the gain at the peak phase frequency is -19.3dB which is close to the design target.




Figure 13. Compensated Error Amplifier Bode Plot



The final step in the design process is to compute the Bode plot for the entire loop using the designed compensation network and confirm its phase margin and crossover frequency. The complete loop Bode plot for this example is shown in Figure 14. The loop crossover frequency is 22kHz which is close to the design target and the phase margin is approximately 60°.

The Bode plot for the complete loop should be checked over all operating conditions and for variations in component values to ensure that sufficient phase margin exists in all cases. The stability of the loop should also be confirmed via time domain simulation and by evaluating the transient response of the converter in the actual circuit.

#### **Output Voltage Programming**

The output voltage is set via the external resistor divider comprised of resistors  $R_{TOP}$  and  $R_{BOT}$  as show in Figures 8 and 9. The resistor divider values determine the output regulation voltage according to:




Figure 14. Complete Loop Bode Plot

In addition to setting the output voltage, the value of  $R_{TOP}$  is instrumental in controlling the dynamics of the compensation network. When changing the value of this resistor, care must be taken to understand the impact this will have on the compensation network.

In addition, the Thevenin equivalent resistance of the resistor divider controls the gain of the current limit. To maintain sufficient gain in this loop, it is recommended that the value of  $R_{TOP}$  be chosen to be  $1M\Omega$  or larger.

### **Switching Frequency Selection**

The switching frequency is set by the value of a resistor connected between the RT pin and ground. The switching frequency, f, is related to the resistor value by the following equation where  $R_T$  is the resistance:

$$f = \frac{35.7 \text{MHz}}{(\text{R}_{\text{T}}/\text{k}\Omega)}$$

Higher switching frequencies facilitate the use of smaller inductors as well as smaller input and output filter capacitors which results in a smaller solution size and reduced component height. However, higher switching frequencies also generally reduce conversion efficiency due to the increased switching losses.

In addition, higher switching frequencies (above 750kHz) will reduce the maximum output current that can be supplied (see Typical Performance Characteristics for details). For applications with  $V_{OUT} \ge 20V$ , a maximum switching frequency of 1MHz is recommended.





#### PCB Layout Considerations

The LTC3115-1 buck-boost converter switches large currents at high frequencies. Special attention should be paid to the PC board layout to ensure a stable, noise-free and efficient application circuit. Figures 16 and 17 show a representative PCB layout for each package option to outline some of the primary considerations. A few key guidelines are provided below:

- The parasitic inductance and resistance of all circulating high current paths should be minimized. This can be accomplished by keeping the routes to all bold components in Figures 16 and 17 as short and as wide as possible. Capacitor ground connections should via down to the ground plane by way of the shortest route possible. The bypass capacitors on PV<sub>IN</sub>, PV<sub>OUT</sub> and PV<sub>CC</sub>/V<sub>CC</sub> should be placed as close to the IC as possible and should have the shortest possible paths to ground.
- The exposed pad is the electrical power ground connection for the LTC3115-1 in the DHD package. Multiple vias should connect the backpad directly to the ground plane. In addition, maximization of the metallization connected to the backpad will improve the thermal environment and improve the power handling capabilities of the IC in both the FE and DHD packages.
- 3. The components shown in bold and their connections should all be placed over a complete ground plane to minimize loop cross-sectional areas. This minimizes EMI and reduces inductive drops.
- 4. Connections to all of the components shown in bold should be made as wide as possible to reduce the series resistance. This will improve efficiency and maximize the output current capability of the buck-boost converter.

- 5. To prevent large circulating currents in the ground plane from disrupting operation of the LTC3115-1, all small-signal grounds should return directly to GND by way of a dedicated Kelvin route. This includes the ground connection for the RT pin resistor, and the ground connection for the feedback network as shown in Figures 16 and 17.
- 6. Keep the routes connecting to the high impedance, noise sensitive inputs FB and RT as short as possible to reduce noise pick-up.
- 7. The BST1 and BST2 pins transition at the switching frequency to the full input and output voltage respectively. To minimize radiated noise and coupling, keep the BST1 and BST2 routes as short as possible and away from all sensitive circuitry and pins (VC, FB, RT). In many applications the length of traces connecting to the boost capacitors can be minimized by placing the boost capacitors on the back side of the PC board and routing to them via traces on an internal copper layer.
- 8 Connections from the BST1 and BST2 capacitors must Kelvin directly back to the respective SW pin as shown in Figure 15.




Figure 15. Kelvin BST Connections

9. If the optional Schottky diode from SW2 to  $PV_{OUT}$  is utilized, the Schottky should be placed as close to the SW2 and  $PV_{OUT}$  pins as possible and connected with the shortest possible traces.







Figure 16. PCB Layout Recommended for the DHD Package






UNINTERRUPTED GROUND PLANE SHOULD EXIST UNDER ALL COMPONENTS SHOWN IN BOLD AND UNDER TRACES CONNECTING TO THOSE COMPONENTS

Figure 17. PCB Layout Recommended for the FE Package






**LINEAR** 



Wide Input Voltage Range (2.7V to 40V), High Efficiency 300kHz, Low Noise 5V Regulator

 $V_{OUT}$  Transient for a OA to 2A Load Step,  $V_{IN} = 24V$ 





V<sub>OUT</sub> (200mV/DIV)

V<sub>OUT</sub> (200mV/DIV)

V<sub>OUT</sub> (200mV/DIV)

V<sub>OUT</sub> (200mV/DIV)

V<sub>IN</sub> = 36V


V<sub>IN</sub> = 12V

V<sub>IN</sub> = 5V

V<sub>IN</sub> = 3.6V


2ms/DIV

31151 TA02d



Wide Input Voltage Range (10V to 40V) 1MHz 24V Supply at 500mA

Power-Up/Down Waveforms, I<sub>LOAD</sub> = 0.5A






EFFICIENCY (%)

V<sub>OUT</sub> (500mV/DIV)

INDUCTOR

CURRENT

(1A/DIV)



Industrial 12V 1MHz Regulator with Custom Input Undervoltage Lockout Thresholds



500µs/DIV


31151 TA04d

500µs/DIV


31151 TA04e




#### 24V 750kHz Industrial Rail Restorer




Regulated Output Voltage from a Time Varying Input Rail




0A to 1.5A Load Step,  $V_{IN} = 20V$ 













USB, FireWire, Automotive and Unregulated Wall Adapter to Regulated 5V (750kHz)


Soft-Start Waveform,  $V_{IN} = 24V$ ,  $I_{LOAD} = 0.5A$ 



#### Output Voltage Transient Response, 750mA Load Step, Powered from Automotive Input












#### Miniature Size 1.5MHz 12V Supply




Load Step Transient Response, OmA to 500mA,  $V_{IN} = 6V$ 




Efficiency vs Load Current, PWM Mode



Load Step Transient Response, OmA to 500mA,  $V_{\rm IN}$  = 24V




Efficiency vs Load Current, Burst Mode Operation





### PACKAGE DESCRIPTION


Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



TECHNOLOGY

### PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



**FE Package** 

NOTE:

1. CONTROLLING DIMENSION: MILLIMETERS

- 2. DIMENSIONS ARE IN  $\frac{\text{MILLIMETERS}}{(\text{INCHES})}$
- 3. DRAWING NOT TO SCALE

4. RECOMMENDED MINIMUM PCB METAL SIZE FOR EXPOSED PAD ATTACHMENT \*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH


SHALL NOT EXCEED 0.150mm (.006") PER SIDE



## **REVISION HISTORY**

| REV | DATE | DESCRIPTION  | PAGE NUMBER |
|-----|------|--|-------------|
| Α   | 4/13 | Clarified Efficiency graph   | 1           |
|     |      | Clarified Absolute Maximum Rating table, Package Drawing and Order Information | 2           |
|     |      | Clarified Electrical Characteristics table                                     | 3           |
|     |      | Clarified Pin Functions  | 11          |
|     |      | Clarified Compensation formula   | 25          |
| В   | 5/15 | Clarified Figure 3   | 17          |
|     |      | Clarified G <sub>BUCK</sub> formula  | 22          |
|     |      | Clarified Loop Compensation Example  | 26          |
|     |      | Clarified PCB Layout Considerations  | 30, 31, 32  |
|     |      | Added LTC3114-1 to Related Parts list  | 42          |







#### 750kHz Automotive 5V Regulator with Cold Crank Capability

\*OPTIONAL-INSTALL D1 FOR IMPROVED EFFICIENCY AND LOWER INPUT OPERATING VOLTAGE


#### Cold Crank Line Transient with 1A Load



#### Load Dump Line Transient with 1A Load



## Efficiency vs Load Current $V_{IN} = 12V$



### **RELATED PARTS**

| PART NUMBER | DESCRIPTION   | COMMENTS   |
|-------------|---|--|
| LTC3114-1   | 1A (I <sub>OUT</sub> ), 40V Synchronous Buck-Boost DC/DC Converter  | $V_{IN}$ = 2.2V to 40V, $V_{OUT}$ = 2.7V to 40V, $I_Q$ = 30µA, $I_{SD}$ < 3µA, DFN and TSSOP Packages  |
| LTC3112     | 2.5A (I <sub>OUT</sub> ), 15V Synchronous Buck-Boost DC/DC Converter  | $V_{IN}$ : 2.7V to 15V, $V_{OUT}$ : 2.5V to 14V, $I_Q$ = 40µA, $I_{SD}$ < 1µA, DFN and TSSOP Packages  |
| LTC3113     | 3A (I <sub>OUT</sub> ), 2MHz Synchronous Buck-Boost DC/DC Converter   | $V_{IN}$ : 1.8V to 5.5V, $V_{OUT}$ : 1.8V to 5.25V, $I_Q$ = 30µA, ISD < 1µA, DFN and TSSOP Packages  |
| LTC3127     | 1A (I <sub>OUT</sub> ), 1.2MHz Buck-Boost DC/DC Converter with<br>Programmable Input Current Limit                  | 96% Efficiency V <sub>IN</sub> : 1.8V to 5.5V, V <sub>OUT</sub> : 1.8V to 5.25V, I <sub>Q</sub> = 35 $\mu$ A, I <sub>SD</sub> < 4 $\mu$ A, MSOP and DFN Packages |
| LTC3789     | High Efficiency, Synchronous, 4-Switch Buck-Boost Controller  | $V_{IN}$ : 4V to 38V, $V_{OUT}$ : 0.8V to 38V, $I_Q$ = 3mA, $I_{SD}$ < 60 $\mu$ A, SSOP-28, QFN-28 Packages  |
| LTC3785     | $\leq$ 10A (I <sub>OUT</sub> ), High Efficiency, 1MHz Synchronous, No $R_{SENSE}^{\text{TM}}$ Buck-Boost Controller | $V_{IN}$ : 2.7V to 10V, $V_{OUT}$ : 2.7V to 10V, $I_Q$ = 86µA, $I_{SD}$ < 15µA, QFN Package  |
| LTC3534     | 7V, 500mA (I <sub>OUT</sub> ), 1MHz Synchronous Buck-Boost DC/DC Converter  | 94% Efficiency, V <sub>IN</sub> : 2.4V to 7V, V <sub>OUT</sub> : 1.8V to 7V, I <sub>Q</sub> = 25 $\mu$ A, I <sub>SD</sub> < 1 $\mu$ A, DFN and GN Packages       |

31151fb LT 0615 REV B • PRINTED IN USA TECHNOLOGY © LINEAR TECHNOLOGY CORPORATION 2012