

256K X 36, 512K X 18 3.3V Synchronous SRAMs 3.3V I/O, Burst Counter Pipelined Outputs, Single Cycle Deselect

## AS8C803600 AS8C801800

#### **Features**

- 256K x 36, 512K x 18 memory configurations
- Supports high system speed:

- 150MHz 3.8ns clock access time

- **LBO** input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- 3.3V core power supply
- Power down controlled by ZZ input
- 3.3V I/O supply (VDDQ)
- Packaged in a JEDEC Standard 100-pin thin plastic quad flatpack (TQFP)

#### **Description**

The AS8C803600/801800 are high-speed SRAMs organized as

#### **Pin Description Summary**

256K x 36 / 512K x 18. The SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the AS8C803600/801800 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (ADV=LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The AS8C803600/801800 SRAMs utilize the latest high-performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP),

	<b>j</b>		
A0-A18	Address Inputs	Input	Synchronous
ĈĒ	Chip Enable	Input	Synchronous
CS0, <del>CS</del> 1	Chip Selects	Input	Synchronous
ŌĒ	Output Enable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
$\overline{BW}_{1}$ , $\overline{BW}_{2}$ , $\overline{BW}_{3}$ , $\overline{BW}_{4}^{(1)}$	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ADV	Burst Address Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
ZZ	Sleep Mode	Input	Asynchronous
I/O0-I/O31, I/OP1-I/OP4	Data Input / Output	I/O	Synchronous
VDD, VDDQ	Core Power, I/O Power	Supply	N/A
Vss	Ground	Supply	N/A

NOTE:

1.  $\overline{BW}_3$  and  $\overline{BW}_4$  are not applicable for other devices

5310 tbl 01

5310 tbl 02

### **Pin Definitions**<sup>(1)</sup>

Symbol	Pin Function	I/O	Active	Description
A0-A18	Address Inputs	Ι	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and ADSC Low or ADSP Low and CE Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. ADSC is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	Ι	LOW	Synchronous Address Status from Processor. $\overline{\text{ADSP}}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{\text{ADSP}}$ is gated by $\overline{\text{CE}}$ .
ĀDV	Burst Address Advance	Ι	LOW	Synchronous Address Advance. $\overline{\text{ADV}}$ is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	-	LOW	Synchronous byte write enable gates the byte write inputs $\overline{BW}_1$ - $\overline{BW}_4$ . If $\overline{BWE}$ is LOW at the rising edge of CLK then $\overline{BWx}$ inputs are passed to the next stage in the circuit. If $\overline{BWE}$ is HIGH then the byte write inputs are blocked and only $\overline{GW}$ can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	Ι	LOW	Synchronous byte write enables. $\overline{BW}_1$ controls I/O0-7, I/OP1, $\overline{BW}_2$ controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	Η	LOW	Synchronous chip enable. $\overline{CE}$ is used with CSo and $\overline{CS}_1$ to enable the IDT71V67603/7803. CE also gates ADSP.
CLK	Clock	Η	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	Ι	HIGH	Synchronous active HIGH chip select. CSo is used with $\overline{\text{CE}}$ and $\overline{\text{CS}}$ 1 to enable the chip.
$\overline{CS}_1$	Chip Select 1	I	LOW	Synchronous active LOW chip select. $\overline{CS}_1$ is used with $\overline{CE}$ and CSo to enable the chip.
GW	Global Write Enable	Ι	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.
I/O0-I/O31 I/Op1-I/Op4	Data Input/Output	I/O	N/A	Synchronous data input/output ( $VO$ ) pins. Both the data input path and data output path are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	Ι	LOW	Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating.
ŌĒ	Output Enable	I	LOW	Asynchronous output enable. When $\overline{\text{OE}}$ is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When $\overline{\text{OE}}$ is HIGH the I/O pins are in a high-impedance state.
Vdd	Power Supply	N/A	N/A	3.3V core power supply.
VDDQ	Power Supply	N/A	N/A	3.3V VO Supply.
Vss	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.
ZZ	Sleep Mode	Ι	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the AS8C803600/1800 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode.

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

## **Functional Block Diagram**



#### Absolute Maximum Ratings<sup>1)</sup>

Symbol	Rating	Commercial	Unit
Vterm <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
Vterm <sup>(3,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to Vdd	V
Vterm <sup>(4,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDD +0.5	V
VTERM <sup>(5,6)</sup>	Terminal Voltage with Respect to GND	-0.5 to VDDQ +0.5	V
TA <sup>(7)</sup>	Operating Temperature	-0 to +70	٥C
Tbias	Temperature Under Bias	-55 to +125	٥C
Tstg	Storage Temperature	-55 to +125	٥C
Рт	Power Dissipation	2.0	W
Ιουτ	DC Output Current	50	mA
NOTES.			5310 tbl 03

NOTES:

- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- 6. This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

#### **100 Pin TQFP Ca pacitance** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	Conditions	Мах.	Unit
Cin	Input Capacitance	VIN = 3dV	5	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF
				5310 tbl 07

#### **119 BGA Capacitance** $(T_A = +25^{\circ}C, f = 1.0MHz)$

Symbol	Parameter <sup>(1)</sup>	Conditions	Мах.	Unit
Cin	Input Capacitance	Vin = 3dV	7	pF
Cvo	I/O Capacitance	Vout = 3dV	7	pF
				5310 tbl 07a

#### NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

#### **Recommended Operating Temperature and Supply Voltage**

Grade	Temperature <sup>(1)</sup>	Vss	Vdd	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85°C	0V	3.3V±5%	3.3V±5%
NOTE:				5310 tbl 04

NOTE:

1. TA is the "instant on" case temperature.

## **Recommended DC Operating** Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit						
VDD	Core Supply Voltage	3.135	3.3	3.465	۷						
VDDQ	VDDQ I/O Supply Voltage		3.3	3.465	۷						
Vss	Supply Voltage	0	0	0	۷						
V⊪	Input High Voltage - Inputs	2.0		VDD +0.3	۷						
V⊪	Input High Voltage - I/O	2.0		VDDQ +0.3	۷						
Vil	Input Low Voltage	-0.3 <sup>(1)</sup>		0.8	۷						
	5310 tbl 05										

#### NOTE:

1. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.

#### **165 fBGA Capacitance** (TA = +25°C, f = 1.0MHz)

Symbol	Parameter <sup>(1)</sup>	neter <sup>(1)</sup> Conditions			
Cin	Input Capacitance	VIN = 3dV	7	рF	
Cvo	I/O Capacitance	Vout = 3dV	7	pF	

5310 tbl 07b

<sup>1.</sup> Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



**Top View** 

- 1. Pin 14 can either be directly connected to VDD, or connected to an input voltage  $\geq$  VIH, or left unconnected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

#### Pin Configuration – 512K x 18, 100-Pin TQFP



- 1. Pin 14 can either be directly connected to VDD, or connected to an input voltage  $\geq$  VIH, or left unconnected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

#### **DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range** (VDD = 3.3V ± 5%)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Lu	Input Leakage Current	$V_{DD} = Max., V_{IN} = 0V to V_{DD}$		5	μA
llzz	ZZ and $\overline{\text{LBO}}$ Input Leakage $\text{Current}^{(1)}$	Vdd = Max., Vin = 0V to Vdd		30	μA
llo	Output Leakage Current	Vout = 0V to VDDQ, Device Deselected		5	μA
Vol	Output Low Voltage	IOL = +8mA, $VDD = Min$ .		0.4	V
Vон	Output High Voltage	Ioh = -8mA, Vdd = Min.	2.4	_	V
NOTE					5310 tbl 08

NOTE:

1. The LBO pin will be internally pulled to Vob if it is not actively driven in the application and the ZZ pin will be internally pulled to Vss if not actively driven.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

Symbol	Daramatar	Tast Conditions	166MHz	150MHz		133MHz		Unit
Symbol	Parameter		Com'l only	Com'l	Ind	Com'l	Ind	
IDD	Operating Power Supply Current	Device Selected, Outputs Open, Vdd = Max., Vdd = Max., Vln $\geq$ VIH or $\leq$ VIL, f = fmax <sup>(2)</sup>	340	305	325	260	280	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VDD2 = Max., VIN $\geq$ VHD or $\leq$ VLD, f = 0^{(2.3)}	50	50	70	50	70	mA
ISB2	Clock Running Power Supply Current	Device Deselected, Outputs Open, VDD = Max., VDDu = Max., VDDu = Max., VN $\geq$ VHD or $\leq$ VLD, f = fmax <sup>(2,3)</sup>	160	155	175	150	170	mA
Izz	Full Sleep Mode Supply Current	$ZZ \ge VHD$ , $VDD = Max$ .	50	50	70	50	70	mA

5310 tbl 09

#### NOTES:

1. All values are maximum guaranteed values.

2. At f = fMAX, inputs are cycling at the maximum frequency of read cycles of 1/tcyc while ADSC = LOW; f=0 means no input lines are changing.

3. For I/Os VHD = VDDQ - 0.2V, VLD = 0.2V. For other inputs VHD = VDD - 0.2V, VLD = 0.2V.

#### AC Test Conditions (VDDQ = 3.3V)

Input Pulse Levels	0 to 3V
Input Rise/Fall Times	2ns
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1
	5310 tbl 10



Figure 2. Lumped Capacitive Load, Typical Derating

#### Synchronous Truth Table<sup>(1,3)</sup>

Operation	Address Used	ĈĒ	CS0	<b>CS</b> 1	ADSP	ADSC	ADV	GW	BWE	₩x	<u>0</u> E (2)	CLK	I/O
Deselected Cycle, Power Down	None	Н	Х	Х	Х	L	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	Х	Н	L	Х	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	L	Х	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	Х	Н	х	L	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, Power Down	None	L	L	Х	Х	L	Х	Х	Х	Х	Х	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	Н	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	Н	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	Н	-	HI-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	L	Х	-	Din
Write Cycle, Begin Burst	External	Ц	Н	L	Н	L	Х	Ц	Х	Х	Х	1	Din
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	н	Х	Н	1	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	Н	-	HI-Z
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L	Х	-	Diℕ
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	Х	Х	1	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	L	L	Х	I	Din
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	Х	Х	I	Din
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	L	I	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	н	Х	Н	1	HI-Z
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	х	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	н	Х	Н	1	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	L	I	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	-	HI-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	-	Din
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	-	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х	-	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Х	-	Din

NOTES:

1.  $L = V_{IL}$ ,  $H = V_{IH}$ , X = Don't Care. 2.  $\overline{OE}$  is an asynchronous input.

3. ZZ = low for this table.

5310 tbl 11

## Synchronous Write Function Truth Table<sup>(1, 2)</sup>

Operation	G₩	BWE	BW1	BW2	BW3	BW4		
Read	Н	Н	Х	Х	Х	Х		
Read	Н	L	Н	Н	Н	Н		
Write all Bytes	L	Х	Х	х	Х	х		
Write all Bytes	Н	L	L	L	L	L		
Write Byte 1 <sup>(3)</sup>	Н	L	L	Н	Н	Н		
Write Byte 2 <sup>(3)</sup>	Н	L	Н	L	Н	Н		
Write Byte 3 <sup>(3)</sup>	Н	L	Н	н	L	Н		
Write Byte 4 <sup>(3)</sup>	Н	L	Н	Н	Н	L		
5310 bi 12								

NOTES:

1. L = VIL, H = VIH, X = Don't Care.

2.  $\overline{BW}_3$  and  $\overline{BW}_4$  are not applicable other devices

3. Multiple bytes may be selected during the same cycle.

#### Asynchronous Truth Table<sup>(1)</sup>

Operation <sup>(2)</sup>	ŌĒ	72	I/O Status	Power
Read	L	L	Data Out	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z – Data In	Active
Deselected	Х	L	High-Z	Standby
Sleep Mode	Х	Н	High-Z	Sleep

5310 tbl 13

5310 tbl 14

5310 tbl 15

**NOTES:** 1. L = VIL, H = VIH, X = Don't Care.

2. Synchronous function pins must be biased appropriately to satisfy operation requirements.

## Interleaved Burst SequenceTable (LBO=VDD)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

## Linear Burst Sequence Table (LBO=Vss)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address <sup>(1)</sup>	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

5310 tbl 16

## **AC Electrical Characteristics**

(VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

		166	MHz	150MHz		133MHz		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
		-						
tcyc	Clock Cycle Time	6		6.7		7.5		ns
tсн <sup>(1)</sup>	Clock High Pulse Width	2.4		2.6		3		ns
tcl <sup>(1)</sup>	Clock Low Pulse Width	2.4	_	2.6	_	3	_	ns
Output Pa	rameters	-						
tcD	Clock High to Valid Data		3.5		3.8		4.2	ns
tCDC	Clock High to Data Change	1.5		1.5		1.5		ns
tal.z <sup>(2)</sup>	Clock High to Output Active	0	_	0	_	0	_	ns
tcHz <sup>(2)</sup>	Clock High to Data High-Z	1.5	3.5	1.5	3.8	1.5	4.2	ns
toe	Output Enable Access Time		3.5	_	3.8		4.2	ns
toLz <sup>(2)</sup>	Output Enable Low to Output Active	0		0		0		ns
tонz <sup>(2)</sup>	Output Enable High to Output High-Z		3.5		3.8		4.2	ns
Set Up Tir	nes							
tsa	Address Setup Time	1.5		1.5		1.5		ns
tss	Address Status Setup Time	1.5		1.5		1.5		ns
tsd	Data In Setup Time	1.5		1.5		1.5		ns
tsw	Write Setup Time	1.5		1.5		1.5		ns
tsav	Address Advance Setup Time	1.5		1.5		1.5		ns
tsc	Chip Enable/Select Setup Time	1.5		1.5		1.5		ns
Hold Time	s							
tha	Address Hold Time	0.5		0.5		0.5		ns
tHS	Address Status Hold Time	0.5		0.5		0.5		ns
thd	Data In Hold Time	0.5		0.5		0.5		ns
tHW	Write Hold Time	0.5		0.5		0.5		ns
thav	Address Advance Hold Time	0.5		0.5		0.5		ns
tнc	Chip Enable/Select Hold Time	0.5		0.5		0.5		ns
Sleep Mod	le and Configuration Parameters							
tzzpw	ZZ Pulse Width	100		100		100		ns
tzzr <sup>(3)</sup>	ZZ Recovery Time	100		100		100	—	ns
tcfg <sup>(4)</sup>	Configuration Set-up Time	24		27		30		ns

#### NOTES:

1. Measured as HIGH above VIH and LOW below VIL.

2. Transition is measured  $\pm 200 \text{mV}$  from steady-state.

3. Device must be deselected when powered-up from sleep mode.

4. tcFG is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.



## NOTES:

1. 01 (Ax) represents the first output from the external address Ax. 01 (Ay) represents the first output from the external address Ay; 02 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the <u>LBO</u> input. 2. ZZ input is LOW and <u>LBO</u> is Don't Care for this cycle. 3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS}$ 1 signals. For example, when  $\overline{CE}$  and  $\overline{CS}$ 1 are LOW on this waveform, CS0 is HIGH.

## Timing Waveform of Pipelined Read Cycle<sup>(1,2)</sup>



6.42 12

- 1. Device is selected through entire cycle; CE and CS1 are LOW, CS0 is HIGH.
  - 2. ZZ input is LOW and  $\overrightarrow{LBO}$  is Dont Care for this cycle.
- 3. O1 (Ax) represents the first output from the external address Ax. 11 (Ay) represents the first input from the external address Ay: O1 (Az) represents the first output from the external address Az. 12 (Az) represents the next output from the external address Az. 14 (Ay) represents the next output from the external address Az. 14 (Ay) represents the first output from the external address Az. 14 (Ay) represents the next output from the external address Az. 14 (Ay) represents the next output from the external address Az (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.



# NOTES:

- 1. ZZ input is LOW, BWE is HIGH and LBO is Don't Care for this cycle.
- 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input from the external address Ay; 12 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input 12 (Ay) this data is valid for two cycles because  $\overline{ADV}$  is high and has suspended the burst. 3. CS0 timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS}1$  signals. For example, when  $\overline{CE}$  and  $\overline{CS}1$  are LOW on this waveform, CS0 is HIGH.

## Timing Waveform of Write Cycle No. 1 — $\overline{\text{GW}}$ Controlled<sup>(1,2,3)</sup>



6.42 14

Timing Waveform of Write Cycle No. 2 — Byte Controlled $^{(1,2,3)}$ 

- 1. ZZ input is LOW,  $\overline{\text{GW}}$  is HIGH and  $\overline{\text{LBO}}$  is Don't Care for this cycle.
- from the external address Ay: I<sup>2</sup> (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because <u>ADV</u> is high and has suspended the burst. 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS0 is HIGH. 2. 04 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input from the external address Ax. 11 (Ay) represents the first input



ğ

Ð

tHS

ADSP

tss

CLK

tcyc.

NOTES:

Device must power up in deselected Mode
<u>LBO</u> is Don't Care for this cycle.

3. It is not necessary to retain the state of the input registers throughout the Power-down cycle. 4. CSo timing transitions are identical but inverted to the  $\overline{CE}$  and  $\overline{CS}_1$  signals. For example, when CE and CS1 are LOW on this waveform, CSo is HIGH.

tzzpw

4

Single Read

O1(Ax)

DATAOUT

Ц

¥

tolz

1

4

toe -

▲ HC

tsc

GW

► THA

tsa –

ADSC

¥

ADDRESS

6.42 15

ADV

믱

<u>CE, CS</u>1 (Note 4)

## **Non-Burst Read Cycle Timing Waveform**



#### NOTES:

1. ZZ input is LOW,  $\overline{ADV}$  is HIGH and  $\overline{LBO}$  is Don't Care for this cycle.

2. (Ax) represents the data for address Ax, etc.

3. For read cycles, ADSP and ADSC function identically and are therefore interchangable.



## **Non-Burst Write Cycle Timing Waveform**

#### NOTES:

- 1. ZZ input is LOW,  $\overline{ADV}$  and  $\overline{OE}$  are HIGH, and  $\overline{LBO}$  is Don't Care for this cycle.
- 2. (Ax) represents the data for address Ax, etc.

3. Although only  $\overline{GW}$  writes are shown, the functionality of  $\overline{BWE}$  and  $\overline{BWx}$  together is the same as  $\overline{GW}$ .

4. For write cycles, ADSP and ADSC have different limitations.

DO NOT SCALE DRAWING

## 100-Pin Plastic Thin Quad Flatpack (TQFP) Package Diagram Outline



17

#### **ORDERING INFORMATION**

Alliance	Organization	VCC Range	Package Operating Temp		Speed Mhz
AS8C803600-QC150N	256K x 36	3.1 - 3.4V	100 pin TQFP	Comercial: 0 - 70C	150
AS8C801800-QC150N	512K x 18	3.1 - 3.4V	100 pin TQFP	Comercial: 0 - 70C	150

#### PART NUMBERING SYSTEM

AS8C	Device	Conf.	Mode	Package	Operating Temp	Speed	N
Sync. SRAM prefix	80 = 8M	18= x18 36 = x36	01= ZBT 00 = Pipelined 25 = Flow- Thru	Q = 100 Pin TQFP	0 ~ 70C	150MHz	N= Leadfree



Alliance Memory, Inc. 551 Taylor way, suite#1, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved Part Number: AS8C803600/801800 Document Version: v. 1.0

© Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or failuance's for a particular property rights of Alliance or third parties. Alliance does not authorize its products are use as critical components in Ilife-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against