

Description

The ECT 3409 is a dual channel cur- rent mode PWM DC-DC step -down conv erter o perating at 1.5 MHz constant fre quency. The device is i deal for p ortable equipment requiring two sep arate po wer su pplies that need high current up to 600mA. The device operates from single-cell Lithium-ion batteries while still achieving over 96% efficiency. The ECT3409 also can run at 100% duty cycle for low dropo ut operation, extending battery l ife in portable systems while light load operation provides very low output ripple for noise sensitive applications.

The device h as a uniq ue adaptive slope compensation scheme that makes it possible to operate with a lower range of inductor values to optimize size and provide efficient operation. The 1.5MHz swit ching frequency minimizes the size of external components while keeping switching losses low. The ECT3409 can operate from a 2.5V to 5.5V input voltage and can sup ply up to 600mA output current for each channel.

The ECT 3409 is available in a Pb-free 3x3mm TDF N-10 package an d operate s over the -40°C to +85° C temperature range.

Features

- V_{IN} Range: 2.5V to 5.5V
- Up to 600mA Output Current
- High Efficiency: Up to 96%
- 1.5MHz Constant Frequency Operation
- 100% Duty Cycle Dropout Operation
- Low R_{DS (ON)} Internal Switches: 0.35Ω
- Current Mode Operatio n for Excellent Line and Load Transient Response
- Adaptive Slope Compensation
- Soft Start
- Short-Circuit and Thermal Fault Protection
- <1µA Shutdown Current
- Power-On Reset Output
- Available is the Lead Free package

Applications

- Cellular Telephones
- Digital Still Cameras
- PDAs
- Portable Media Players
- Wireless and DSL

Block Diagram





Pin Assignment



Pin Descriptions

Pin# Symbol		Function
1	FB1	Feedback input for channel 1. Connect FB1 to the center point of an external resistor divider. The feedback threshold voltage is 0.6V.
2	EN1	Channel 1 enable pin. Active high. In shutdown, all functions are disabled drawing <1µA supply current. Do not leave EN1 floating.
3	IN	Power supply input pin. Must be closely decoupled to GND with a 2.2μ F or greater ceramic capacitor.
4	LX1	Channel 1 s witching node pin. Connect the output inductor to this pin.
5	GND	Ground
6	N/C	No connection
7	LX2	Channel 2 switching node pin. Connect the output inductor to this pin.
8	POR	Power-on reset, active low. Open drain. External resistor $(100k\Omega)$ is required.
9	EN2	Channel 2 enable pin. Active high. In shutdown, all functions are disabled drawing <1µA Supply current. Do not leave EN2 floating.
10	FB2	Feedback input for channel 2. Connect FB2 to the center point of an external resistor divider. The feedback threshold voltage is 0.6V.
—	EP	Exposed paddle. The exposed paddle should be connected to board ground plane and GND. The ground plane should include a large exposed copper pad under the package for thermal dissipation (see package outline).

Ordering Information



Marking Information

Package	Vout Voltage	Part Number	Marking	Marking Information
TDFN-10	ADJ	ECT3409-ADJ-FF	3409X YYWW	X is the output voltage of production. Example: Blank →Adjustable. YY is the year of production. 07 means the product is manufactured in year of 2007. WW is the w eek of production. 25 means the Product is manufactured in the 25th week.



Absolute Maximum Rating⁽¹⁾

Parameter Sy	mbol	Value	Units
Input Supply Voltages	V _{IN}	-0.3 to 6.0	V
EN1, EN2 Voltages	$V_{\text{EN1}}, V_{\text{EN2}}$	-0.3 to V _{IN} + 0.3	V
FB1, FB2 Voltages	V_{FB1} , V_{FB2}	-0.3 to V _{IN} + 0.3	V
LX1,LX2 Voltages	$V_{LX1,}V_{LX2}$	-0.3 to V _{IN} + 0.3	V
POR Voltages	V _{POR}	-0.3 to 6.0	V
Operating Temperature Range ⁽²⁾	T _A	-40 to +85	°C
Junction Temperature Range ⁽²⁾	TJ	+125	°C
Storage Temperature Range	T _{STG}	-65 to 150	°C
Lead Temperature (Soldering, 10s)	T _{LEAD}	+300	°C

Recommended Operating Conditions

Parameter Sy	mbol	Value	Units
Thermal Resistance ⁽³⁾	θ_{JA}	45 °C/W	
Maximum Power Dissipation at $T_A = 25^{\circ}C$	P _D	2.2 W	

Note:

(1). Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

(2). T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula: T_J = T_A + P_D $x\theta_{JA}$.

(3). Thermal resistance is specified with approximately 1 square inch of 1 oz copper.



Electrical Characteristics

 V_{IN} = V_{EN} = 3.6V, TA = 25 $^\circ\!\mathrm{C}$ unless otherwise noted.

Description Symbol		Test Conditions	Min	Тур	Мах	Units	
Step-Down Converter							
Input Voltage Range	V _{IN}		2.5		5.5	V	
	1	Active Mode, $V_{FB} = 0.5V$	—	500	800	- μΑ	
Input DC Supply Current	IQ	Shutdown Mode, EN1 = EN2 = 0V, V_{IN} = 4.2V	_	0.3	2.0		
		$T_A = 25^{\circ}C$, Channel 1 or 2	0.5880	0.6000	0.6120		
Regulated Feedback	V _{FB}	$T^{}_A$ = 0°C \leq $T^{}_A$ \leq +85°C, Channel 1 or 2	0.5865	0.6000	0.6135	V	
Voltage		$T = -40^{\circ}C \le T \le +85^{\circ}C, \text{ Channel 1 or 2}$ (See Note:2)	0.5850	0.6000	0.6150		
FB Input Bias Current	I _{FB}	<u> </u>	-30		30	nA	
Output Voltage Line Regulation	$\Delta V_{OUT} / V_{OUT} / \Delta V_{IN}$	V_{IN} = 2.5V to 5.5V, I_{OUT} = 10mA	_	0.11	0.40	%/V	
Output Voltage Load Regulation	ΔV _{OUT} / V _{OUT} /ΔI _{OUT}	$I_{OUT} = 10 \text{mA to } 600 \text{mA}$	_	0.0015	_	%/mA	
Maximum Output Current	I _{LIM}	V _{IN} = 3.0V	600			mA	
Startup Time	Ts	From Enable to Output Regulation		100		μs	
Over-Temperature Shutdown Threshold	T _{SD}		_	140	_	°C	
Over-Temperature Shutdown Hysteresis	T _{HYS}		_	15	_	°C	
Oscillator Frequency	F _{osc}	V _{FB} = 0.6V	1.2	1.5	1.8	MHz	
P-Channel MOSFET	D	I _{LX} = 300mA		0.35	0.45	0	
N-Channel MOSFET	DS(ON)	I _{LX} = 300mA		0.28	0.45	52	
Peak Inductor Current	—	$\rm V_{IN}$ = 3V, $\rm V_{FB}$ = 0.5V; Duty Cycle <35%		1.20	—	А	
Enable Threshold Low	$V_{EN(L)}$				0.3	V	
Enable Threshold High	V _{EN(H)}		1.5		—	V	
EN Input Current	I _{EN}	_	-1.0		1.0	μA	
		V _{FB} Ramping Up	—	8.5	—	%	
Power-On Reset		V _{FB} Ramping Down		-8.5	_	%	
Threshold (POR)		Power-On Reset Delay		175		ms	
		Power-On Reset On-Resistance		100		Ω	

Note:

1. Specifications over the temperature range are guaranteed by design and characterization.

2. The regulated feedback voltage is test in an internal test mode that connects V_{FB} to the output of the error amplifier.





Typical Performance Characteristics





Efficiency vs. Load Current (V_{out} = 1.5V; T_A = 25°C)



Efficiency vs. Input Voltage $(V_{out} = 1.8V; T_A = 25^{\circ}C)$

4.0

Input Voltage (V)

4.5

5.0

5.5

Efficiency vs. Load Current ($V_{OUT} = 1.2V$; $T_A = 25^{\circ}C$)



Load Regulation (V_{IN} = 3.6V; V_{OUT} = 1.8V; L = 2.2µH)



3.0

3.5

2.5



Typical Performance Characteristics (Continued)







ECT3409

V_{FB} vs. Temperature (V_{IN} = 3.6V; V_{OUT} = 1.8V; I_{LOAD} = 0mA)







Functional Description

The ECT3409 is a dual high performance 600mA, 1.5MHz fixed frequency monolithic switch-mode step-down converter which uses current mode architecture with an adaptive slope compensation scheme. It minimizes external component size and optimizes efficiency over the complete load range. The adaptive slope compensation allows the device to remain stable over a wider range of inductor values so that smaller values (1μ H to 4.7μ H) with associated lower DCR can be used to achieve higher efficiency.

Apart from the small bypass input capacitor, only a small L-C filter is required at each output. The adjustable outputs can be programmed with external feedback to any voltage, ranging from very low output voltages to the input voltage and by using an internal reference of 0.6V. The part uses internal MOSFETs for each channel to achieve high efficiency. At dropout, the converter duty cycle increases to

100% and the output voltages track the input voltage minus the low $R_{DS (ON)}$ drop of the P-channel high-side MOSFETs. The converter efficiency has been optimized for all load conditions, ranging from no load to 600mA at V_{IN} = 3V with an input voltage range from 2.5V to 5.5V. The internal error amplifier and compensation provides excellent transient response, load, and line regulation. Internal soft start eliminates any output voltage overshoot when the enable or the input voltage is applied.

Current Mode PWM Control

Slope compensated current mode PWM control p rovides stable switching and cycle-by-cycle cur - rent limit for excellent load and line response and protection of the internal main switch (P-channel MOSFET) and synchronous rectifier (N-channel MOSFET). During normal operation, the internal P- channel MOSFET is turned on for a specified time to ramp the inductor current at each rising edge of the internal oscillator, and is switched off when the peak inductor current is above the error voltage. The current comparator, I_{COMP} , limits the peak inductor current. When the main switch is off, the synchronous rectifier turns on immediately and stays on until either the inductor current starts to reverse, as indicated by the current reversal comparator, I_{ZERO} , or the beginning of the next clock cycle. The OVDET comparator controls output transient overshoot by turning the main switch off and keeping it off until the fault is no longer present.

Control Loop

The ECT3409 is a peak current mode step-down converter. The current through the P-channel MOSFET (high side) is sensed for current loop control, as well as short circuit and overload protection. An adaptive slope compensation signal is added to the sensed cu rrent to maintain stability for duty cycles greater than 50%. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor. The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current force a constant output voltage for all load and line conditions. Internal loop compensation terminates the Tran conductance voltage error amplifier output. For fixed voltage versions, the error amplifier reference voltage is internally set to program the converter output voltage. For the adjustable output, the error amplifier reference is fixed at 0.6V.

Enable

The enable pins are active high. When pulled low, the enable input force the ECT3409 into a low power, non-switching state. The total input current during shutdown is less than 2μ A.



Current Limit and Over-Temperature Protection

For overload conditions, the peak input current is limited. To minimize power d issipation and stresses under current limit and short-circuit conditions, switching is terminated after entering current limit for a series of pulses. Switching is terminated for seven conse cutive clock cycles a fter a current limit h as been sensed for a serie s of four consecutive clock cycles. Thermal protection completely disables switching when internal dissipation b ecomes excessive. The junction over-temperature threshold is 140°C with 15°C of hysteresis. Once an over- temperature or over-current fault conditions is removed, the output voltage automatically recovers.

Dropout Operation

When the input voltage decreases toward the value of the output voltage, the ECT3409 allows the main switch to remain on for more than one switching cycle and increases the duty cycle until it reaches 100%. The duty cycle D of a step-down converter is defined as:

$$D = T_{ON} * F_{OSC} * 100\% \approx \frac{V_{OUT}}{V_{IN}} * 100\%$$

Where T_{ON} is the main switch on time and F_{OSC} is the oscillator frequency (1.5MHz).

The output voltage then is the input voltage minus the voltage drop across the main switch and the inductor. At low input supply voltage, the $R_{DS (ON)}$ of the P-channel MOSFET increases and the efficiency of the converter decreases. Caution must be exercised to ensure the heat dissipated does not exceed the maximum junction temperature of the IC.

Maximum Load Current

The ECT340 9 will o perate with a n in put su pply voltage as low as 2.5V; however, the maximum lo ad current decreases at lower input due to the large I R d rop on t he m ain switch and syn chronous rectifier. The sl ope compensation sign al red uces the peak inductor current as a function of the duty cycle to prevent sub -harmonic oscillations at duty cycles greater than 50%. Conversely, the current limit increases as the duty cycle decreases.



Applications Information



Figure 1: Typical Application Circuit.



Setting the Output Voltage

Figure 1 shows the basic application circuit for the ECT3409. Resistors R1 and R3 and R2 and R4 program the ou tput to regulate at a voltage higher than 0.6V. To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the minimum suggested value for R1 and R3 is $59k\Omega$. Although a larger value will further reduce quiescent current, it will also increase the impedance of the feedback node, making it more sensitive to external noise and interference. Table 1 summarizes the resistor values for various output voltages with R1 and R3 set to either $59k\Omega$ for good noise immunity or $316k\Omega$ for reduced no load input current.

The adjustable feedback resistors, combined with an external feed forward capacitors (C4 and C5 in Figure 1); deliver enhanced transient response for extreme pulsed load applications. The addition of the feed forward capacitor typically requires a larger output capacitor C2 and C3 for stability. The external resistor sets the output voltage according to the following equation:

$$V_{OUT} = 0.6V * \left[1 + \frac{R2}{R1} \right]$$
 or $R2 = \left[\left(\frac{V_{OUT}}{V_{REF}} \right) - 1 \right] * R1$

Table1. Resistor Selection for Output Voltage Setting; Standard 1% Resistor Values Substituted Closest to the Calculated Values

V_{оит} (V)	R1=59K R2 (KΩ) R1	=316K R2(KΩ)
0.8 19.6		105
0.9 29.4		158
1.0 39.2		210
1.1 49.9		261
1.2 59.0		316
1.3 68.1		365
1.4 78.7		422
1.5 88.7		475
1.8 118		634
1.85 124		655
2.0 137		732
2.5 187		1000
3.3 267		1430

ECT3409



Inductor Selection

For most designs, the ECT3409 operates with inductor values of 1μ H to 4.7μ H. Low inductance values are physically smaller, but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT} * (V_{IN} - V_{OUT})}{V_{IN} * \Delta I_{L} * f_{osc}}$$

Where ΔI_{L} is inductor ripple current. Large value in ductors lower ripple current and small value inductors result in high ripple currents. Choose inductor ripple current approximately 35% of the maximum load current 600mA, or

$\Delta I_L = 210 \text{mA}.$

For output voltages above 2.0V, when light-load efficiency is important, the minimum recommended inductor size is 2.2 μ H. For optimum voltage positioning load transients, choose an inductor with DC series resistance in the 50m Ω to 150m Ω range. For higher efficiency at heavy loads (above 200mA), or minimal load regulation (with some transient over- shoot), the resistanceshould be kept below100m Ω . The DC current rating of the inductor should be at least equal to the maximum load cur- rent plus half the ripple current to prevent core saturation (600mA + 105mA). Table 2 lists some typical surface mount inductors that meet target applications for the ECT3409.

Manufacturer's spe cifications list both the inductor r DC current rating, which is a thermal limit ation, and the peak current rating, which is determined by the saturation characteristics. The inductor should not show any appreciable saturation under normal load conditions. Some inductors may meet the peak and average current ratings yet result in excessive losses due to a high DCR. Always consider the losses associated with the DCR and its effect on the total converter efficiency when selecting an inductor. For example, the 2.2 μ H CR43 series inductor selected from Sumida has a 71.2m Ω DCR and a 1.75ADCcurrent rating. At full load, the inductor DC loss is 25mW which gives a 2.8% loss in efficiency for a 600mA, 1.5V output.

Part L(μH) Max	DCR(mΩ)	Rated DC Current (A)	Size WxLxH (mm)
	1.5 80		1.35	
	2.2 120		1.10	2 0 2 0 2 0 2 1 0
CURHZUTI/HP	3.3 173		0.9	3.2X3.2X1.2
	4.7 238		0.75	
	1.0 45		1.72	
Sumida	2.2 75		1.32	4 7 4 7 4 7 4 0
CDRH4D18	3.3 110		1.04	4.7 X4.7 X2.0
	4.7 162		0.84	
	1.5 120		1.29	
Toko	2.2 140		1.14	2 6 22 6 21 2
D312C	3.3 180		0.98	3.0 X3.0X1.2
	4.7 240		0.79	

Table2. Typical Surface Mount Inductors



Slope Compensation

The ECT34 09 step-d own converter uses peak current mode control with a unique ada ptive slope compensation scheme to maintain stability with lower value inductors for duty cycles greater than 50%. Using lower value inductors provides better overall efficiency and also makes it easier to standardize on one inductor for different required output voltage levels. In order to do this and keep the step-down converter stable when the duty cycle is greater than 50%, the ECT34 09 sep arates the sl ope compensation into 2 phase s. The required slope compensation is automatically detected by an internal circuit using the feedback voltage V_{FB} before the error amp comparison to V_{REF} .



When below 50% duty cycle, the sl ope compensation is $0.284A/\mu s$; but whe n above 50 % duty cycle, the slope compensation is set to $1.136A/\mu s$. The output inductor value must be selected so the inductor current down slope meets the internal slope compensation requirements.

Below 50% duty cycle, the slope compensation requirement is:

$$m = \frac{1.25}{2*L} = 0.284 A / \mu s$$

Therefore:

$$L = \frac{0.625}{m} = 2.2\,\mu H$$

Above 50% duty cycle,

$$m = \frac{5}{2*L} = 1.136A/\mu s$$

Therefore:

$$L = \frac{2.5}{m} = 2.2\,\mu H$$

With these adaptive settings, a 2.2µH inductor can be used for all output voltages from 0.6V to 5V.



Input Capacitor Selection

The input capacitor reduces the surge current drawn from the input and switching noise from the device. The input capacitor impedance at the switching frequency should be I ess than the input source impedance to prevent high frequency switching current passing to the input. The calculated value varies with input voltage and is a maximum when V_{IN} is double the output voltage.

$$C_{IN} = \frac{\frac{V_o}{V_{IN}} * \left(1 - \frac{V_o}{V_{IN}}\right)}{\left(\frac{V_{PP}}{I_o} - ESR\right) * F_s} \qquad \qquad \frac{V_o}{V_{IN}} * \left(1 - \frac{V_o}{V_{IN}}\right) = \frac{1}{4} \text{ for } V_{IN} = 2 * V_o$$
$$C_{IN(MIN)} = \frac{1}{\left(\frac{V_{PP}}{I_o} - ESR\right) * 4 * F_s}$$

A low ESR input capacitor sized for maximum RMS current must be use d. Ceramic cap acitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. A 22µF ceramic capacitor for most applications is sufficient. A large value may be used for improved input voltage filtering.

The maximum input capacitor RMS current is:

$$I_{\text{RMS}} = I_{\text{O}} \cdot \sqrt{\frac{V_{\text{O}}}{V_{\text{IN}}} \cdot \left(1 - \frac{V_{\text{O}}}{V_{\text{IN}}}\right)}$$

The input capacitor RMS ipple current varies with the input and output voltage and will always be less than or equal to half of the total DC load current

$$\sqrt{\frac{V_{o}}{V_{IN}} \cdot \left(1 - \frac{V_{o}}{V_{IN}}\right)} = \sqrt{D \cdot (1 - D)} = \sqrt{0.5^{2}} = \frac{1}{2} \qquad I_{RMX(MAX)} = \frac{I_{o}}{2}$$

To minimize stray inductance, the capacitor should be placed as closely as possible to the IC. This keeps the high frequency content of the input cur- rent localized, minimizing EMI and input voltage ripple.

A laboratory test set-up typically consists of two I ong wires running from the bench power supply to the evaluation board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high Q net- work that may affect converter p erformance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

Since the inductance of a short PCB trace feeding the input voltage is significantly lower than the power leads from the bench power supply, most applications do not exhibit this problem. In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR, ESL bypass ceramic.

This dampens the high Q network and stabilizes the system.

Output Capacitor Selection

The function of output capacitance is to store energy to attempt to maintain a constant voltage. The energy is stored in the capacitor's electric field due to the voltage applied.

The value of output capa citance is ge nerally selected to limit o utput voltage ripple to the level require d by the specification. Since the ripple current in the output inductor is usually determined by L, V_{OUT} and V_{IN}, the s eries impedance of the capacitor primarily determines the output voltage ripple. The three elements of the capacitor that contribute to its impedance (and output voltage ripple) are equivalent series resistance (ESR), equivalent series inductance (ESL), and capacitance (C).

The output voltage droop due to a load transient is dominated by the capacitance of the ceramic out- put capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Wi thin two swit ching cycles, the loop respond s and the inductor current increases to match the load current demand. The relation ship of the output voltage droop during the two switching cycles to the output capacitance can be estimated by:

$$C_{OUT} = \frac{3 * \Delta I_{LOAD}}{V_{DROOP} * F_s}$$

In many practical designs, to get the required ESR, a capacitor with much more capacitance than is needed must be selected. For both continuous and discontinuous inductor current mode o peration, the ESR of the C_{OUT} needed to limit the ripple to ΔV_0 , V peak-to-peak is:

$$ESR \leq \frac{\Delta V_0}{\Delta I_L}$$

Ripple current flowing through a capacitor's ESR causes power dissipation in the capacitor. This power dissipation causes a temperature increase internal to the capacitor. Excessive temperature can seriously shorten the expected life of a cap acitor. Capacitors have rippled current ratings that are dependent on ambient temperature and should not be exceeded. The output capacitor ripple current is the inductor current, I_L , minus theoutput current, I_O . The RMS value of the ripple current flowing in the output capacitance (continuous inductor current mode operation) is given by: $\sqrt{2}$

$$I_{RMS(MAX)} = \frac{\sqrt{3}}{6} = \Delta I_L * 0.289$$

ESL can be a problem by causing ringing in the low megahertz region but can be controlled by choo sing low ESL capacitors, limiting lead I ength (P CB and capacitor), and replacing one large device with several smaller ones connected in parallel.

In con clusion, in order to meet the requirement of output volt age ripple small and regulation loop stability, ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current ratings. The output rippl e V_{OUT} is determined by:

$$\Delta V_{OUT} \leq \frac{V_{PP} * (V_{IN} - V_{OUT})}{V_{IN} * f_{osc} * L} * \left(ESR + \frac{1}{8 * f_{OSC} * C_{OUT}} \right)$$

A 10µF ceramic capacitor can satisfy most applications.

ECT3409



to:

$$P_{TOTAL} = \frac{I_{O}^{2} * \left(R_{DSON(HS)} * V_{O} + R_{DSON(LS)} * [V_{IN} - V_{O}]\right)}{V_{IN}} + (t_{SW} * F * I_{O} + I_{Q}) * V_{IN}$$

 I_Q is the step-down converter quiescent current. The term t sw is us ed to estimate the full load step-down converter switching losses.

For the condition where the step-down converter is in dropout at 100% duty cycle, the total device dissipation reduces

$$P_{TOTAL} = I_0^2 * R_{DSON(HS)} + I_Q * V_{IN}$$

Since $R_{DS (ON)}$, quiescent current and switching losses all vary with input voltage, the total losses should be investigated over the complete input voltage range. Given the total losses, the maximum junction temperature can be derived from the θ_{JA} for the TDFN-10 package which is 45°C/W.

 $T_{J(MAX)} = P_{TOTAL} * \theta_{JA} + T_{AMB}$



Mechanical Dimensions OUTLINE DRAWING TDFN-10



Top View





Side View

DIMENSIONS						
DIMN	INC	HES	MM			
	MIN MA	х	MIN	MAX		
A 0.1	16	0.119	2.95	3.05		
B 0.1	16	0.119	2.95	3.05		
C 0.06	5	0.069	1.65	1.75		
D 0.09	3	0.096	2.35	2.45		
b 0.00	7	0.011	0.18	0.28		
e 0.02	D		0.50	D BSC		
L 0.01	4	0.018	0.35	0.45		
A1 0.02	8	0.031	0.70	0.80		
A2 0.00	0	0.004	0.00	0.10		
A3 0.00	8	0.203REF				