Feature

- Logic operating voltage: 1.8V~5.5V
- LCD operating voltage (V_{LCD}): 2.4V~6.0V
- Internal 32kHz RC oscillator
- Bias: 1/3 or 1/4; Duty: 1/4 or 1/8
- Internal LCD bias generation with voltage-follower buffers
- External VLCD pin to supply LCD operating voltage
- Integrated regulator to adjust LCD operating voltage: 3.0V, 3.2V, 3.3V, 3.4V, 4.4V, 4.5V, 4.6V, 5.0V
- Integrated LED driver
- Support I²C or SPI 3-wire serial interface controlled by IFS pin
- Four selectable LCD frame frequencies: 64Hz or 85.3Hz or 128Hz or 170.6Hz
- Up to 48×8 bits RAM for display data storage
- Display pixel:
 - 52×4 pixel: 52 segments and 4 commons
 - 48×8 pixel: 48 segments and 8 commons
- Support two driver output mode segment/LED on SEG44~SEG51/LED7~LED0
- Versatile blinking modes: off, 0.5Hz, 1Hz, 2Hz
- R/W address auto increment
- Low power consumption
- Manufactured in silicon gate CMOS process
- Package type: 64LQFP package

Applications

- Leisure products
- Games
- Telephone display
- Audio combo display
- Video player display
- Kitchen appliance display
- Measurement equipment display
- Household appliance
- Consumer electronics


General Description

The HT16L23 device is a memory mapping and multi-function LCD controller/driver. The display segments of the device are 208 patterns (52 segments and 4 commons) for 1/4 duty display or 384 patterns (48 segments and 8 commons) for 1/8 duty display. It can also support LED drive outputs on certain segment pins. The software configuration feature of the HT16L23 device makes it suitable for multiple LCD applications including LCD modules and display subsystems. The HT16L23 device communicates with most microprocessors/microcontrollers via a two-wire bidirectional I²C or a three-wire SPI interface.

Rev. 1.00 1 November 16, 2011




Block Diagram





Pin Assignment




Pin Description

Pin Name	Туре	Description
SDA/DIO	I/O	 Serial data input/output pin Serial data (SDA) input/output for 2-wire l²C interface is an NMOS open drain structure. Serial data (DIO) input/output for 3-wire SPI interface is a CMOS input/output structure.
SCL/CLK	ı	Serial clock input pin Serial data (SCL) is clock input for 2-wire I ² C interface. Serial data (CLK) is clock input for 3-wire SPI interface.
CSB	I	Chip select pin This pin is available for 3-wire SPI interface and not used for I ² C interface.
IFS	I	Communication interface select pin This pin is used to select the communication interface. When this pin is connected to VDD, the device communicates with MCU or microprocessors via a 2-wire I ² C interface. When this pin is connected to VSS, the device communicates with MCU or microprocessors suing a 3-wire SPI interface.
COM0~COM3	0	LCD common outputs.
COM4/SEG0~COM7/SEG3	0	LCD common/segment multiplexed driver outputs.
SEG4~SEG43	0	LCD segment outputs.
SEG44/LED7~SEG51/LED0	0	LCD segment/LED multiplexed driver outputs.
RSTB	I	Reset input pin 1. This pin is used to initialize all the internal registers and the commands pin. 2. If use internal power on reset circuit only, the RSTB pin must be connected to V _{DD} .
VDD	_	Positive power supply.
VSS	_	Negative power supply, ground.
VLCD	_	LCD power supply pin

Rev. 1.00 3 November 16, 2011



Approximate Internal Connections



Absolute Maximum Ratings


Supply voltage	V_{SS} =0.3V to V_{SS} +6.6V
Input voltage	V_{SS} -0.3V to V_{DD} +0.3V
LED driver output current (total)	88mA
Storage temperature	55°C to +150°C
Operating temperature	-40°C to +85°C

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.




Timing Diagrams

I²C Timing




SPI Timing





Reset Timing



Note: 1. If the conditions of reset timing are not satisfied in power ON/OFF sequence, the internal power on reset (POR) circuit will not operate normally.

- 2. If the V_{DD} drops lower than the minimum operating voltage during operating, the conditions of power on reset timing must also be satisfied. That is the V_{DD} drop to 0.9V and keep at 0.9V for 10ms (min.) before rising to the normal operating voltage.
- 3. Data transfers on the I²C or SPI 3-wire serial interface should at least be delayed for 1ms after the power-on sequence to ensure that the reset operation is complete.

Rev. 1.00 6 November 16, 2011



D.C. Characteristics

Unless otherwise specified, V_{SS} = 0V; V_{DD} = 1.8 to 5.5V; Ta =-40~85°C

			Test Condition				
Symbol	Parameter	V _{DD}	Condition	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	1.8	_	5.5	V
V _{LCD}	LCD Operating Voltage	_	_	2.4	_	6.0	V
V _{IH}	Input High Voltage	_	CSB, CLK, DIO, RSTB	0.7V _{DD}	_	V_{DD}	V
VIL	Input Low Voltage	_	CSB, CLK, DIO, RSTB	0	_	0.3V _{DD}	V
I _{IL}	Input Leakage Current	_	V _{IN} =V _{SS} or V _{DD}	-1	_	1	μA
		2.0V		-2	_	_	mA
I _{OH}	High Level Output Current	3.3V	V _{OH} =0.9V _{DD} , DIO	-6	_	_	mA
		5.0V		-12	_	_	mA
		2.0V		3	_	_	mA
I _{OL}	Low Level Output Current	3.3V	V _{OL} =0.4V, SDA, DIO	6	_	_	mA
		5.0V		9	_	_	mA
		2.0V	No load, f _{LCD} =64Hz, 1/3bias	_	1	2.5	μΑ
I_{DD}	Operating Current	3.3V	LCD display on, internal system oscillator on, V _{LCD} pin input	_	2	5	μA
		5.0V	voltage =5V, disable integrated regulator	_	4	10	μA
I _{LCD1}	Operating Current	2.0V	No load, f _{LCD} =64Hz, 1/3bias, LCD display on, internal system oscillator on, V _{LCD} pin input voltage=5V, disable integrated regulator	_	25	40	μА
I _{LCD2}	Operating Current	2.0V	No load, f _{LCD} =64Hz, 1/3bias, LCD display on, internal system oscillator on, V _{LCD} pin input voltage=5.5V, regulator output is set to 5V	_	35	56	μА
		3.3V	No load, 1/3bias, LCD display off, internal system oscillator off,	_	_	1	μΑ
I _{STB1}	Standby Current for V _{DD}	5.0V	V _{LCD} pin input voltage =5V disable integrated regulator	_	_	2	μA
		3.3V	No load, 1/3bias, LCD display off, internal system oscillator off,	_	_	1	μA
I _{STB2}	Standby Current for V _{LCD}	5.0V	V _{LCD} pin input voltage =5V, disable integrated regulator	_	_	2	μA
V	Pogulator Output		V _{LCD} pin input voltage=5.5V, regulator output is set to 4.5V, Ta=-40°C~85°C	4.35	4.5	4.65	V
V_{reg}	Regulator Output	_	V _{LCD} pin input voltage=5.5V, regulator output is set to 4.5V, Ta=25°C	4.42	4.5	4.58	V



0	D		Test Condition	B.41	T		Unit
Symbol	Parameter	V _{DD}	Condition	Min.	Тур.	Max.	Unit
	LCD Common Sink		V _{LCD} =3.3V, V _{OL} =0.33V, disable integrated regulator	250	400	_	μΑ
I _{OL1}	Current	_	V _{LCD} =5V, V _{OL} =0.5V, disable integrated regulator	500	800	_	μΑ
	LCD Common Source		V _{LCD} =3.3V, V _{OH} =2.97V, disable integrated regulator	-140	-230	_	μΑ
I _{OH1}	Current	_	V _{LCD} =5V, V _{OH} =4.5V, disable integrated regulator	-300	-500	_	μΑ
IOI 2	LCD Segment Sink		V _{LCD} =3.3V, V _{OL} =0.33V, disable integrated regulator	250	400	_	μΑ
IOL2	Current	_	V _{LCD} =5V, V _{OL} =0.5V, disable integrated regulator	500	800	_	μΑ
1	LCD Segment Source		V _{LCD} =3.3V, V _{OH} =2.97V, disable integrated regulator	-140	-230	_	μΑ
I _{OH2}	Current	_	V _{LCD} =5V, V _{OH} =4.5V, disable integrated regulator	-300	-500	_	μΑ
	LED Ciple Correct		V _{LCD} =3.3V, V _{OL} =1V, when SP1 bit is set to "1"	10	_	_	mA
I _{OL3}	LED Sink Current —		V _{LCD} =5.0V, V _{OL} =2V, when SP1 bit is set to "1"	20	_	_	mA

Note:

- 1. Please use the integrated regulator when the Regulator output voltage is less than (V_{LCD} 0.5V).
- 2. If 8 LEDs turn on at the same time, total current of LED drivers can not be allowed more than 80mA.

Rev. 1.00 8 November 16, 2011



A.C. Characteristics

Unless otherwise specified, V_{DD} =1.8 to 5.5V; V_{SS} = 0V; Ta =-40~85°C

0	D		Test C	ondition	B.41	T		1124
Symbol	Parameter	V _{DD}	(Condition	Min.	Тур.	Max.	Unit
				Frame frequency is set to 64Hz	57.6	64	70.4	
f _{LCD1}			Ta=25°C, V _{DD} =3.3V	Frame frequency is set to 85.3Hz	76	85.3	94.0	Hz
ILCD1		_		Frame frequency is set to 128Hz	115.2	128	140.8	112
				Frame frequency is set to170.6Hz	152	170.6	188.0	
				Frame frequency is set to 64Hz	51.2	64	83.0	
f _{LCD2}	LCD Frame Frequency		Ta=-40~85°C,	Frame frequency is set to 85.3Hz	68	85.3	111	Hz
ILCD2	LOD Frame Frequency		V _{DD} =2.5~5.5V	Frame frequency is set to 128Hz	102.4	128	166	112
				Frame frequency is set to 170.6Hz	136	170.6	222	
				Frame frequency is set to 64Hz	45.0	_	64	
_				Ta=-40~85°C,	Frame frequency is set to 85.3Hz	59.0	_	85.3
f _{LCD3}		_	V _{DD} =1.8~2.5V	Frame frequency is set to 128Hz	90.0	_	128	П
				Frame frequency is set to 170.6Hz	118.0	_	170.6	
t _{SR}	V _{DD} Slew Rate	3.3 5.0		_	0.05	_	_	V/ms
t _{POF}	V _{DD} Off Times	3.3 5.0	V _{DD} drop down t	o 0.9V	10	_	_	ms
		3.3	When RSTB sig	nal is externally input	250			
t _{RSON}	RSTB Input Time	5.0	from a microcon	troller etc.	250			ns
ukson	The TB Impat Time	3.3 5.0	R=100k Ω and C=0.1μF (See application circuit)		_	100	_	ms
t _{RW}	RSTB Pulse Width	3.3 5.0	When RSTB sig	400	_	_	ns	
t _{RSOFF}	Wait Time for Data Transfers	3.3	2-wire I ² C or 3-v	vire SPI interface	1	_	_	ms

Note: $f_{LCD} = 1/t_{LCD}$

Rev. 1.00 9 November 16, 2011



A.C. Characteristics - I²C Interface

Unless otherwise specified, V_{SS} =0V; V_{DD} =1.8V to 5.5V; Ta=-40~85°C

Counch al	Damamatan	Condition	V _{DD} =1.8\	/ to 5.5V	V _{DD} =3.0\	/ to 5.5V	I I m i 4
Symbol	Parameter	Condition	Min.	Max.	Min.	Max.	Unit
f _{SCL}	Clock Frequency	_	_	100	_	400	kHz
t _{BUF}	Bus Free Time	Time in which the bus must be free before a new transmission can start	4.7	_	1.3	_	μs
thd: sta	Start Condition Hold Time	After this period, the first clock pulse is generated	4	_	0.6	_	μs
t _{LOW}	SCL Low Time	_	4.7	_	1.3	_	μs
t _{HIGH}	SCL High Time	_	4	_	0.6	_	μs
tsu: sta	Start Condition Setup Time	Only relevant for repeated START condition	4.7	_	0.6	_	μs
t _{HD: DAT}	Data Hold Time	_	0	_	0	_	ns
tsu: DAT	Data Setup Time	_	250	_	100	_	ns
t _R	SDA and SCL Rise Time	Note	_	1	_	0.3	μs
t₅	SDA and SCL Fall Time	Note	_	0.3	_	0.3	μs
t _{su: sto}	Stop Condition Set-up Time	_	4	_	0.6	_	μs
t _{AA}	Output Valid From Clock	_	_	3.5	_	0.9	μs
t _{SP}	Input Filter Time Constant (SDA and SCL Pins)	Noise suppression time	_	20	_	20	ns

Note: These parameters are periodically sampled but not 100% tested.

A.C. Characteristics - SPI Interface

Unless otherwise specified, V_{DD} =1.8 to 5.5V; V_{SS} = 0V; Ta =-40~85°C


Comple of	Downwater		Test Con	ndition	N/III	T	Mari	I I mit
Symbol	Parameter	V _{DD}	Co	Min.	Тур.	Max.	Unit	
taua	Clock Cycle Time		For write da	ta	250	_	_	ns
tsys	Clock Cycle Time		For read dat	ta	1000	_	_	ns
.	Clock Pulse Width	_	For write da	ta	50	_	_	ns
tcw	Clock Pulse Width	_	For read data		400	_	_	ns
t _{DS}	Data Setup Time	_	For write da	ta	50	_	_	ns
t _{DH}	Data Hold Time	_	For write da	ta	50	_	_	ns
t _{CSW}	"H" CSB Pulse Width	_		_	50	_	_	ns
	CSB Setup Time		For write da	ta	50	_	_	ns
tcsL	(CSB↓–CLK↑)	_	For read dat	ta	400	_	_	ns
tсsн	CS Hold Time (CLK↑–CSB↑)	_		_	2	_	_	μs
+	DATA Output Dolov Time (CLK, DIO)		C.=15pE	t _{PD} =10% to 90%			250	no
t _{PD}	DATA Output Delay Time (CLK–DIO)		C _o =15pF	t _{PD} =90% to 10%			350	ns

Rev. 1.00 November 16, 2011




Characteristics Curves - f_{LCD} vs. V_{DD} vs. Temperature


LCD frame frequency is set to 64Hz




LCD frame frequency is set to 85.3Hz



LCD frame frequency is set to 128Hz



LCD frame frequency is set to 170.6Hz



Rev. 1.00 11 November 16, 2011



Functional Description

Power-On Reset

When the power is applied, the device is initialized by an internal power-on reset circuit. The status of the internal circuits after initialization is as follows:

- ullet All common outputs are set to V_{LCD} .
- ullet All segment outputs are set to V_{LCD} .
- The drive mode 1/4 duty output and 1/3 bias is selected.
- The system oscillator and the LCD bias generator are off state.
- LCD display is off state.
- Integrated regulator is disabled.
- The segment/LED shared pin is set as the segment pin.
- Frame frequency is set to 64Hz.
- Blinking function is switched off.

Reset Function

When the RSTB pin is pulled to a low level, a reset operation is executed and it will initialize all functions. The status of the internal circuits after initialization is as follows:

- $\bullet \quad All \ common \ outputs \ are \ set \ to \ V_{LCD}.$
- \bullet All segment outputs are set to V_{LCD} .
- The drive mode 1/4 duty output and 1/3 bias is selected.
- The system oscillator and the LCD bias generator are off state.
- LCD display is off state.
- Integrated regulator is disabled.
- The segment/LED shared pin is set as the segment pin.
- Frame frequency is set to 64Hz.
- Blinking function is switched off.

Rev. 1.00 12 November 16, 2011



Display Memory - RAM Structure

The display RAM is static 48×8-bits RAM which stores the LCD data. Logic "1" in the RAM bit-map indicates the "on" state of the corresponding LCD segment; similarly, logic 0 indicates the off state.

The contents of the RAM data are directly mapped to the LCD data. The first RAM column corresponds to the segments operated with respect to COM0. In multiplexed LCD applications the segment data of the second, third and fourth column of the display RAM are time-multiplexed with COM1, COM2 and COM3 respectively. The LCD display duty can be 1/4 or 1/8 determined by a Duty bit contained in the Drive Mode Command. The following diagram is a data transfer format for I²C or SPI interface.

	MSB							LSB
LCD	D7	D6	D5	D4	D3	D2	D1	D0
LED	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0

LCD Display or LED output data transfer format for I²C or SPI interface

1/4 Duty Display Mode

• 52×4 Display Mode

When the SP1 bit is set to "0" and the SP0 bit is set to "0" or "1", the drive mode is selected as 52 segments by 4 commons. This drive mode is also the default setting after a reset.

Output	СОМЗ	COM2	COM1	СОМО	Output	сомз	COM2	COM1	сомо	Address
SEG1					SEG0					00H
SEG3					SEG2					01H
SEG5					SEG4					02H
\downarrow	\downarrow	\downarrow	1	↓	\	\downarrow	↓	↓	↓	↓ ↓
SEG51					SEG50					19H
	D7	D6	D5	D4		D3	D2	D1	D0	Data

RAM mapping of 52×4 display mode

• 48×4 Display Mode

When the SP1 bit is set to "1" and the SP0 bit is set to "0", the drive mode is selected as 48 segments by 4 commons together with 4 LED driving outputs.

Output	сомз	COM2	COM1	СОМО	Output	сомз	COM2	COM1	сомо	Address
SEG1					SEG0					00H
SEG3					SEG2					01H
SEG5					SEG4					02H
	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
SEG47					SEG46					17H
	D7	D6	D5	D4		D3	D2	D1	D0	Data

RAM mapping of 48×4 display mode

Rev. 1.00 13 November 16, 2011



44×4 Display Mode

When the SP1 bit is set to "1" and the SP0 bit is set to "1", the drive mode is selected as 44 segments by 4 commons together with 8 LED driving outputs.

Output	сомз	COM2	COM1	СОМО	Output	сомз	COM2	COM1	сомо	Address
SEG1					SEG0					00H
SEG3					SEG2					01H
SEG5					SEG4					02H
\downarrow	\	↓	\downarrow	\	1	↓	↓	\downarrow	↓	\
SEG43					SEG42					15H
	D7	D6	D5	D4		D3	D2	D1	D0	Data

RAM mapping of 44×4 display mode

1/8 Duty Display Mode

• 48×8 Display Mode

When the SP1 bit is set to "0" and the SP0 bit is set to "0" or "1", the drive mode is selected as 48 segments by 8 commons.

Output	СОМ7	СОМ6	COM5	COM4	СОМ3	COM2	COM1	сомо	Address
SEG4									00H
SEG5									01H
SEG6									02H
↓	\downarrow	\downarrow	\	\downarrow	↓	\downarrow	\downarrow	↓	↓
SEG51									2FH
	D7	D6	D5	D4	D3	D2	D1	D0	Data

RAM mapping of 48×8 display mode

• 44×8 Display Mode

When the SP1 bit is set to "1" and the SP0 bit is set to "0", the drive mode is selected as 44 segments by 8 commons together with 4 LED driving outputs.

Output	COM7	СОМ6	COM5	COM4	сомз	COM2	COM1	СОМО	Address
SEG4									00H
SEG5									01H
SEG6									02H
\downarrow	↓	↓	↓	↓		↓	\downarrow	↓	↓
SEG47									2BH
	D7	D6	D5	D4	D3	D2	D1	D0	Data

RAM mapping of 48×8 display mode

• 40×8 Display Mode

When the SP1 bit is set to "1" and the SP0 bit is set to "1", the drive mode is selected as 40 segments by 8 commons together with 8 LED driving outputs.

Output	COM7	СОМ6	COM5	COM4	сомз	COM2	COM1	СОМ0	Address
SEG4									00H
SEG5									01H
SEG6									02H
\	\downarrow	\downarrow	\downarrow	↓	\	\downarrow	↓	↓	↓
SEG43									27H
	D7	D6	D5	D4	D3	D2	D1	D0	Data

RAM mapping of 48×8 display mode

Rev. 1.00 14 November 16, 2011



System Oscillator

The timing for the internal logic and the LCD drive signals are generated by an internal oscillator. The System Clock frequency (f_{SYS}) determines the LCD frame frequency. During initial system power on the System Oscillator will be in the stop state.

LCD Bias Generator

The LCD supply power can come from the external VLCD pin or the internal regulator output voltage determined using the Internal Voltage Adjustment (IVA) setting command. The device provides an external VLCD pin and also integrates an internal regulator. The LCD voltage may be temperature compensated externally through the Voltage supply to the VLCD pin. The internal regulator can also provide the LCD operating voltage. Therefore, the full-scale LCD voltage (V_{OP}) is obtained from $(V_{LCD} - V_{SS})$ or $(V_{reg} - V_{SS})$.


Fractional LCD biasing voltages, known as 1/3 or 1/4 bias voltage, are obtained from an internal voltage divider of four series resistors connected between $V_{\rm LCD}$ and $V_{\rm SS}$. The centre resistor can be switched out of circuits to provide a 1/3 bias voltage level configuration.

Rev. 1.00 15 November 16, 2011



LCD Drive Mode Waveforms

• When the LCD drive mode is selected as 1/4 duty and 1/3 bias, the waveform and LCD display is shown as follows:




Waveforms for 1/4 duty drive mode with 1/3 bias ($V_{\text{OP}}=V_{\text{LCD}}-V_{\text{SS}}$)

Note: $t_{LCD} = 1/f_{LCD}$

Rev. 1.00 16 November 16, 2011



 When the LCD drive mode is selected as 1/8 duty and 1/4bias, the waveform and LCD display is shown as follows:



Waveforms for 1/8 duty drive mode with 1/4 bias (V $_{\text{OP}} = V_{\text{LCD}} - V_{\text{SS}}$)

Note: $t_{LCD} = 1/f_{LCD}$



Segment Driver Outputs

The LCD drive section includes 52 segment outputs SEG0~SEG51 or 48 segment outputs SEG4~SEG51 which should be connected directly to the LCD panel. The segment output signals are generated in accordance with the multiplexed column signals and with the data resident in the display latch. The unused segment outputs should be left open-circuit when less than 52 or 48 segment outputs are required.

Column Driver Outputs

The LCD drive section includes 4 column outputs COM0~COM3 or 8 column outputs COM0~COM7 which should be connected directly to the LCD panel. The column output signals are generated in accordance with the selected LCD drive mode. The unused column outputs should be left open-circuit if less than 4 or 8 column outputs are required.

Address Pointer

The addressing mechanism for the display RAM is implemented using the address pointer. This allows the loading of an individual display data byte, or a series of display data bytes, into any location of the display RAM. The sequence commences with the initialization of the address pointer by the Display Data Input command.

Blinking Function

The device contains versatile blinking capabilities. The whole display can be blinked at frequencies selected by the Blinking Frequency command. The blinking frequency is a subdivided ratio of the system frequency. The ratio between the system oscillator and blinking frequencies depends on the blinking mode in which the device is operating, as shown in the following table:

Blinking Mode	Blinking Frequency (Hz)
0	Blink off
1	2
2	1
3	0.5

Frame Frequency

The HT16L23 device provides four frame frequencies selected with Frame Frequency command known as 64Hz, 85.3Hz, 128Hz and 170.6Hz respectively.

LED Function

The LED pins are NMOS-structured output pins. The Data for the LED output is contained in the LED output setting command, starting from the most significant bit. When a written data bit for a LED pin is set to 1, the corresponding driving LED lights up while the LED is switched off when the written data bit is 0. The LED pins are pin-shared with the LCD segment pins and can be selected using the SP1 and SP0 bits in the Drive Mode command.

Rev. 1.00 18 November 16, 2011




I²C Serial Interface

I²C Operation

The device supports I^2C serial interface. The I^2C bus is for bidirectional, two-line communication between different ICs or modules. The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via pull-up resistors with a typical value of $4.7k\Omega$. When the bus is free, both lines are high. Devices connected to the bus must have open-drain or open-collector outputs to implement a wired-or function. Data transfer is initiated only when the bus is not busy.


Data Validity

The data on the SDA line must be stable during the high period of the serial clock. The high or low state of the data line can only change when the clock signal on the SCL line is Low as shown in the diagram.




START and STOP Conditions

- A high to low transition on the SDA line while SCL is high defines a START condition.
- A low to high transition on the SDA line while SCL is high defines a STOP condition.
- START and STOP conditions are always generated by the master. The bus is considered to be busy after the START condition. The bus is considered to be free again a certain time after the STOP condition.
- The bus stays busy if a repeated START (Sr) is generated instead of a STOP condition. In some respects, the START(S) and repeated START (Sr) conditions are functionally identical.



Byte Format

Every byte put on the SDA line must be 8-bit long. The number of bytes that can be transmitted per transfer is unrestricted. Each byte has to be followed by an acknowledge bit. Data is transferred with the most significant bit, MSB, first.




Rev. 1.00 19 November 16, 2011



Acknowledge

- Each bytes of eight bits is followed by one acknowledge bit. This Acknowledge bit is a low level placed on the bus by the receiver. The master generates an extra acknowledge related clock pulse.
- A slave receiver which is addressed must generate an Acknowledge, ACK, after the reception of each byte.
- The device that acknowledges must pull down the SDA line during the acknowledge clock pulse so that it remains stable low during the high period of this clock pulse.
- A master receiver must signal an end of data to the slave by generating a not-acknowledge, NACK, bit on the
 last byte that has been clocked out of the slave. In this case, the master receiver must leave the data line high
 during the 9th pulse to not acknowledge. The master will generate a STOP or repeated START condition.



Slave Addressing

- The slave address byte is the first byte received following the START condition form the master device. The first seven bits of the first byte make up the slave address. The eighth bit defines a read or write operation to be performed. When the R/W bit is "1", then a read operation is selected. A "0" selects a write operation.
- The HT16L23 address bits are "0111110". When an address byte is sent, the device compares the first seven bits after the START condition. If they match, the device outputs an Acknowledge on the SDA line.




I²C Interface Write Operation

Byte Write Operation

• Single Command Type

A Single Command write operation requires a START condition, a slave address with an R/\overline{W} bit, a command byte and a STOP condition for a single command write operation.



I²C Single Command Type Write Operation

Rev. 1.00 20 November 16, 2011



Compound Command Type


A Compound Command write operation requires a START condition, a slave address with an R/\overline{W} bit, a command byte, a command setting byte and a STOP condition for a compound command write operation.



I²C Compound Command Type Write Operation

Display RAM Single Data Byte


A display RAM data byte write operation requires a START condition, a slave address with an R/\overline{W} bit, a display data input command byte, a valid Register Address byte, a Data byte and a STOP condition.



I²C Display RAM Single Data Byte Write Operation

Display RAM Page Write Operation

After a START condition the slave address with the R/\overline{W} bit is placed on the bus followed with a display data input command byte and the specified display RAM Register Address of which the contents are written to the internal address pointer. The data to be written to the memory will be transmitted next and then the internal address pointer will be incremented by 1 to indicate the next memory address location after the reception of an acknowledge clock pulse. After the internal address point reaches the maximum memory address, the address pointer will be reset to 00H.



I²C Interface N Bytes Display RAM Data Write Operation

Duty	SP1	SP0	Maximum Memory Address
	0	X	19H
1/4	1	0	17H
	1	1	15H
	0	Х	2FH
1/8	1	0	2BH
	1	1	27H


Rev. 1.00 21 November 16, 2011



I²C Interface Display RAM Read Operation

In this mode, the master reads the HT16L23 data after setting the slave address. Following the R/\overline{W} bit (="0") is an acknowledge bit, a command byte and the register address byte which is written to the internal address pointer. After the start address of the Read Operation has been configured, another START condition and the slave address transferred on the bus followed by the R/\overline{W} bit (="1"). Then the MSB of the data which was addressed is transmitted first on the I^2C bus. The address pointer is only incremented by 1 after the reception of an acknowledge clock. That means that if the device is configured to transmit the data at the address of A_{N+1} , the master will read and acknowledge the transferred new data byte and the address pointer is incremented to A_{N+2} . After the internal address pointer reaches the maximum memory address, the address pointer will be reset to 00H.

This cycle of reading consecutive addresses will continue until the master sends a STOP condition.



I²C Interface N Bytes Display RAM Data Read Operation

SPI Serial Interface

SPI Operation

The device also includes a 3-wire SPI serial interface. The SPI operations are described as follows:

- The CSB pin is used to activate the data transfer. When the CSB pin is at a high level, the SPI operation will be reset and stopped. If the CSB pin changes state from high to low, data transmission will start.
- The data is transferred from the MSB of each byte and is shifted into the shift register during each CLK rising edge.
- The input data is automatically latched into the internal register for each 8-bits of input data after the CSB signal goes low.
- For read operations, the MCU should assert a high pulse on the CSB pin to change the data transfer direction
 from input mode to output mode on the DIO pin after sending the command byte and the setting values. If the
 MCU sets the CSB signal to a high level again after receiving the output data, the data direction on the DIO pin
 will be changed into input mode and the read operation will end.
- For a read operation, the data is output on the DIO pin at the CLK falling edge.
- For display RAM data read/write operations using the SPI interface, the read/write control bit is contained in the Display Data Input Command. Refer to the Display Data Input Command description for more details.

Rev. 1.00 22 November 16, 2011




SPI Interface Write Operation

Byte Write Operation

Single Command Type


A Single Command write operation is activated by the CSB signal going low. The 8-bit command byte is shifted from the MSB into the shift register at each CLK rising edge.



SPI Single Command Type Write Operation

Compound Command Type


For a compound command, an 8-bit command byte is first shifted into the shift register followed by an 8-bit command setting. Note that the CLK high pulse width, after the command byte has been shifted in, must remain at this level for at least 2µs after which the command setting data can be consecutively shifted in.



SPI Compound Command Type Write Operation

Display RAM Single Data Byte

The display RAM single data write operation consists of a display data input (write) command, a register address and a write data byte.




SPI Display RAM Single Data Byte Write Operation

Rev. 1.00 23 November 16, 2011



Display RAM Page Write Operation

The display RAM Page write operation consists of a display data write command, a register address of which the contents are written to the internal address pointer followed by N bytes of written data. The data to be written to the memory will be transmitted next and then the internal address pointer will be automatically incremented by 1 to indicate the next memory address location. After the internal address point reaches the maximum memory address, the address pointer will be reset to 00H.




SPI Interface N Bytes Display RAM Data Write Operation

Duty	SP1	SP0	Maximum Memory Address
	0	Χ	19H
1/4	1	0	17H
	1	1	15H
	0	Х	2FH
1/8	1	0	2BH
	1	1	27H

SPI Interface Display RAM Read Operation

In this mode, the master reads the HT16L23 data after sending the Display Data Input command when the CSB pin changes state from high to low. Following the read/write control bit, which is contained in the Display Data Input command, is the register address byte which is written to the internal address pointer. After the start address of the Read Operation has been configured, another CSB high pulse is placed on the bus and then the MSB of the data which was addressed is transmitted first on the SPI bus. The address pointer is only incremented by 1 after the reception of each data byte. That means that if the device is configured to transmit the data at the address of A_{N+1} , the master will read the transferred data byte and the address pointer is incremented to A_{N+2} . After the internal address pointer reaches the maximum memory address, the address pointer will be reset to 00H.

This cycle of reading consecutive addresses will continue until the master pulls the CSB line to a high level to terminate the data transfer.



SPI Interface N Bytes Display RAM Data Read Operation

Rev. 1.00 24 November 16, 2011



Command Summary

Software Reset Command

This command is used to initialize the HT16L23 device.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Soft reset command	1 st	1	0	1	0	1	0	1	0	_	W	_

Note:

- When this software reset command is executed, all the command registers are initialized to the default values.
- After the reset command is executed, the device will experience an internal initialization for 1ms.
- Normal operation can be executed after the device initialization is complete.
- During the initialization period, no commands can be executed.
- If the programmed command is not defined, the function will not be affected.

The status of the internal circuits after initialization is as follows:

- All segment/common outputs are set to V_{LCD}.
- The drive mode 1/4 duty output and 1/3 bias is selected.
- The system oscillator and the LCD bias generator are in an off state.
- The LCD display is in an off state and the integrated regulator is disabled.
- The segment/LED shared pin is setup as a segment pin.
- The frame frequency is set to 64Hz.
- The blinking function is switched off.

Drive Mode Command

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Drive mode setting command	1 st	1	0	0	0	0	0	1	0	_	W	-
Duty, bias and pin-shared setting	2 nd	Х	Х	SP1	SP0	Х	Duty	Х	Bias	_	W	00H

Note:

В	Bit	Duty	Bias
Duty	Bias	Duty	Dias
0	0	1/4duty	1/3bias
0	1	1/4duty	1/4bias
1	0	1/8duty	1/3bias
1	1	1/8duty	1/4bias

SP1	SP0	Segment/LED Shared Pin Selected								
311 310		Segment48~51/LED3~0	Segment44~47/LED7~4							
0	X	Set as segment pins	Set as segment pins							
1	0	Set as LED pins	Set as segment pins							
1	1	Set as LED pins	Set as LED pins							

- Power on status: The drive mode 1/4 duty output and 1/3 bias is selected and also the segment output pins are selected.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.00 25 November 16, 2011



Display Data Input Command

This command sends data from MCU to the memory MAP of the HT16L23 device.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Diaplay data input/		1	0	0	0	0	0	0 0 Write operation		W	_	
Display data input/ output command		1 0		0	0	0 0 0		0	1	Read operation for 3-wire SPI interface used only.	R	_
Address pointer	2 nd	Х	Х	A5	A4	А3	A2	A1	A0	Display data start address of memory map	W	00H

Note:

Duty	SP1	SP0	Maximum Memory Address
	0	Х	19H
1/4	1	0	17H
	1	1	15H
	0	Х	2FH
1/8	1	0	2BH
	1	1	27H

- Power on status: The address is set to 00H.
- If the programmed command is not defined, the function will not be affected.

System Mode Command

This command controls the internal system oscillator on/off and display on/off.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
System mode setting command	1 st	1	0	0	0	0	1	0	0	_	W	_
System oscillator and display on/off setting	2 nd	Х	Х	Х	Х	Х	Х	S	Е	_	W	00H

Note:

В	sit	Internal System Oscillator	I CD Dioplay
S	Е	Internal System Oscillator	LCD Display
0	Χ	off	off
1	0	on	off
1	1	on	on

- Power on status: Display off and disable the internal system oscillator.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.00 26 November 16, 2011



Frame Frequency Command

This command selects the frame frequency.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Frame frequency command	1 st	1	0	0	0	0	1	1	0	_	W	_
Frame frequency setting	2 nd	Х	Х	Х	Х	Х	Х	F1	F0	_	W	02H

Note:

Bit [1:0] F1, F0	Frame Frequency			
00	85.3Hz			
01	170.6Hz			
10	64Hz			
11	128Hz			

- Power on status: Frame frequency is set to 64Hz.
- If the programmed command is not defined, the function will not be affected.

Blinking Frequency Command

This command defines the blinking frequency of the display modes.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Blinking frequency command	1 st	1	0	0	0	1	0	0	0	_	W	_
Blinking frequency setting	2 nd	Х	Х	Х	Х	Х	Х	BK1	BK0	_	W	00H

Note:

В	Bit	Plinking Fraguency				
BK1	BK0	Blinking Frequency				
0	0	Blinking off				
0	1	2Hz				
1	0	1Hz				
1	1	0.5Hz				

- Power on status: Blinking function is switched off.
- If the programmed command is not defined, the function will not be affected.

LED Output Command

This command defines the blinking frequency of the display modes.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
LED output command	1 st	1	0	0	0	1	1	0	0	_	W	
LED output	2 nd	Х	Х	Х	Х	LED3	LED2	LED1	LED0	When [SP1:SP0]=10 used	W	00H
data	2	LED7	LED6	LED5	LED4	LED3	LED2	LED1	LED0	When [SP1:SP0]=11 used	VV	ООП

Note:

- The LED registers and latches are cleared after a new configuration is written into the SP1 and SP0 bits in the driver mode command.
- If the programmed command is not defined, the function will not be affected.

Rev. 1.00 27 November 16, 2011



Internal Voltage Adjustment (IVA) Setting Command

The internal voltage (V_{LCD}) adjustment can provide sixteen kinds of regulator voltage adjustment options by setting the LCD operating voltage adjustment command.

Function	Byte	(MSB) Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	(LSB) Bit0	Note	R/W	Def
Internal voltage adjustment(IVA) setting	1 st	1	0	0	0	1	0	1	0	_	W	
Internal voltage adjust control	2 nd	x	X	Х	VE	Х	V2	V1	V0	The "VE" bit is used to enable or disable the internal regulator adjustment for the LCD voltage.	W	00H
										The V3~V0 bits can be used to adjust the V_{LCD} voltage.		

Note:

VE	Regulator Adjustment
0	Off–bias voltage is supplied from VLCD pin
1	On-bias voltage is supplied from the internal regulator

V2	V1	V0	Regulator Output Voltage (V)
0	0	0	3.0V
0	0	1	3.2V
0	1	0	3.3V
0	1	1	3.4V
1	0	0	4.4V
1	0	1	4.5V
1	1	0	4.6V
1	1	1	5.0V

- Power on status: Disable the internal regulator.
- When the V_{LCD} voltage is lower than 3.5V, it is recommended to disable the internal regulator so that the VLCD voltage is directly connected to the internal bias voltage generator.
- Caution: Use the internal regulator when the "Regulator output voltage<V_{LCD}=0.5V"
- If the programmed command is not defined, the function will not be affected.


Rev. 1.00 28 November 16, 2011




Operation Flow Chart

Access procedures are illustrated below using flowcharts.

Initialization



Display Data Read/Write (Address Setting)







Application Circuit

I²C Interface


- 1/4 Duty, [SP1:SP0]=0x
 - (1) RSTB pin is connected to a MCU.



(2) RSTB pin is connected to external resistor and capacitor.




(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 November 16, 2011




- 1/4 Duty, [SP1:SP0]=10
 - (1) RSTB pin is connected to a MCU.






(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 31 November 16, 2011




- 1/4 duty, [SP1:SP0]=11
 - (1) RSTB pin is connected to a MCU.






(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 32 November 16, 2011




- 1/8 duty, [SP1:SP0]=0x
 - (1) RSTB pin is connected to a MCU.






(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 33 November 16, 2011




- 1/8 duty, [SP1:SP0]=10
 - (1) RSTB pin is connected to a MCU.






(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 34 November 16, 2011




- 1/8 duty, [SP1:SP0]=11
 - (1) RSTB pin is connected to a MCU.





(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 35 November 16, 2011




SPI Interface


- 1/4 duty, [SP1:SP0]=0x
 - (1) RSTB pin is connected to a MCU.



(2) RSTB pin is connected to external resistor and capacitor.




(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 36 November 16, 2011




- 1/4 duty, [SP1:SP0]=10
 - (1) RSTB pin is connected to a MCU.






(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 37 November 16, 2011




- 1/4 duty, [SP1:SP0]=11
 - (1) RSTB pin is connected to a MCU.






(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 38 November 16, 2011




- 1/8 duty, [SP1:SP0]=0x
 - (1) RSTB pin is connected to a MCU.






(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 39 November 16, 2011




- 1/8 duty, [SP1:SP0]=10
 - (1) RSTB pin is connected to a MCU.






(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 40 November 16, 2011




- 1/8 duty, [SP1:SP0]=11
 - (1) RSTB pin is connected to a MCU.





(3) Use internal power on reset circuit only, the RSTB pin must be connected to V_{DD}




Rev. 1.00 41 November 16, 2011



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the Holtek website (http://www.holtek.com.tw/english/literature/package.pdf) for the latest version of the package information.

64-pin LQFP (7mmx7mm) Outline Dimensions



Cumbal		Dimensions in inch			
Symbol	Min.	Nom.	Max.		
Α	0.350	_	0.358		
В	0.272	_	0.280		
С	0.350	_	0.358		
D	0.272	_	0.280		
E	_	0.016	_		
F	0.005	_	0.009		
G	0.053	_	0.057		
Н	_	_	0.063		
I	0.002	_	0.006		
J	0.018	_	0.030		
K	0.004	_	0.008		
α	0°	_	7°		

Cumbal		Dimensions in mm		
Symbol	Min.	Nom.	Max.	
А	8.90	_	9.10	
В	6.90	_	7.10	
С	8.90	_	9.10	
D	6.90	_	7.10	
Е	_	0.40	_	
F	0.13	_	0.23	
G	1.35	_	1.45	
Н	_	_	1.60	
I	0.05	_	0.15	
J	0.45	_	0.75	
K	0.09	_	0.20	
α	0°	_	7°	

Rev. 1.00 42 November 16, 2011



Holtek Semiconductor Inc. (Headquarters)

No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan

Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw

Holtek Semiconductor Inc. (Taipei Sales Office)

4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan

Tel: 886-2-2655-7070 Fax: 886-2-2655-7373

Fax: 886-2-2655-7383 (International sales hotline)

Holtek Semiconductor Inc. (Shenzhen Sales Office)

5F, Unit A, Productivity Building, No.5 Gaoxin M 2nd Road, Nanshan District, Shenzhen, China 518057

Tel: 86-755-8616-9908, 86-755-8616-9308

Fax: 86-755-8616-9722

Holtek Semiconductor (USA), Inc. (North America Sales Office)

46729 Fremont Blvd., Fremont, CA 94538, USA

Tel: 1-510-252-9880 Fax: 1-510-252-9885 http://www.holtek.com

Copyright® 2011 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.

Rev. 1.00 43 November 16, 2011