

High Efficiency Buck-Boost Regulator with 4.5A Switches

ISL91110

The ISL91110 is a high-current buck-boost switching regulator for systems using new battery chemistries. It uses Intersil's proprietary buck-boost algorithm to maintain voltage regulation while providing excellent efficiency and very low output voltage ripple when the input voltage is close to the output voltage.

The ISL91110 is capable of delivering at least 2A continuous output current (V_{OUT} = 3.3V) over a battery voltage range of 2.5V to 4.35V. This maximizes the energy utilization of advanced single-cell Li-ion battery chemistries that have significant capacity left at voltages below the system voltage. Its fully synchronous low ON-resistance 4-switch architecture and a low quiescent current of only 35 μ A optimize efficiency under all load conditions.

The ISL91110 supports standalone applications with a fixed 3.3V or 3.5V output voltage or adjustable output voltage with an external resistor divider. Output voltages as low as 0.8V or as high as 5.25V are supported.

The ISL91110 is available in a 25-bump, 0.4mm pitch WLCSP (2.33mm x 2.07mm) and a 2.5MHz switching frequency, which further reduces the size of external components.

Features

- Accepts input voltages above or below regulated output voltage
- Automatic and seamless transitions between buck and boost modes
- Input voltage range: 1.8V to 5.5V
- Output current: up to 2A (PVIN = 2.5V, V_{OUT} = 3.3V)
- Burst current: up to 3A (PVIN = 3V, V_{OUT} = 3.3V, t_{ON} < 600 μ s, t = 4.6ms)
- · High efficiency: up to 96%
- 35µA quiescent current maximizes light load efficiency
- 2.5MHz switching frequency minimizes external component size
- Fully protected for short-circuit, over-temperature, and undervoltage
- Small 2.33mm x 2.07mm WLCSP

Applications

- . Brown-out free system voltage for smartphones and tablet PCs
- · Wireless communication devices
- 2G/3G/4G RF power amplifiers

Related Literature

• AN1912 "ISL91110 Evaluation Board User Guide"




FIGURE 1. TYPICAL APPLICATION: V_{OUT} = 3.3V






FIGURE 2. EFFICIENCY: V_{OUT} = 3.3V, T_A = +25°C

Block Diagram



Pin Configuration

ISL91110 (25 BALL WLCSP, 0.4MM PITCH) TOP VIEW, BUMPS DOWN



Pin Descriptions

PIN#	PIN NAMES	DESCRIPTION
A1, A2, A3, A4	PVIN	Power input. Range: 1.8V to 5.5V. Connect 2x10µF capacitors to PGND.
B1, B2, B3, B4	LX1	Inductor connection, input side.
C1, C2, C3	PGND	Power ground for high switching current.
D1, D2, D3, D4	LX2	Inductor connection, output side.
E1, E2, E3, E4	VOUT	Buck-boost regulator output. Connect 2x22µF capacitors to PGND.
C4	MODE	Logic input, HIGH for auto PFM mode. LOW for forced PWM operation. Also, this pin can be used with an external clock sync input. Range: 2.75MHz to 3.25MHz.
A5	VIN	Supply input. Range: 1.8V to 5.5V.
B5	EN	Logic input, drive HIGH to enable device.
C5, D5	SGND	Analog ground pin.
E5	FB	Voltage feedback pin.

Ordering Information

PART NUMBER (Note 3)	PART MARKING	OUTPUT VOLTAGE (V)	TEMP RANGE (°C)	PACKAGE Tape and Reel (Pb-free)	PKG. DWG. #
ISL91110IINZ-T (Notes 1, 2)	110N	3.3	-40 to +85	25 Ball WLCSP	W5x5.25D
ISL91110II2AZ-T (Notes 1, 2)	102A	3.5	-40 to +85	25 Ball WLCSP	W5x5.25D
ISL91110IIAZ-T (Notes 1, 2)	110A	ADJ	-40 to +85	25 Ball WLCSP	W5x5.25D
ISL91110IIN-EVZ	Evaluation Board for	ISL91110IINZ			
ISL91110II2A-EVZ	Evaluation Board for ISL91110II2AZ				
ISL91110IIA-EVZ	Evaluation Board for ISL91110IIAZ				

NOTES:

- 1. Please refer to TB347 for details on reel specifications.
- 2. These Intersil Pb-free WLCSP and BGA packaged products employ special Pb-free material sets; molding compounds/die attach materials and SnAgCu - e1 solder ball terminals, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free WLCSP and BGA packaged products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see device information page for ISL91110. For more information on MSL please see techbrief TB363.

FN8434.0 intersil December 24, 2013

ISL91110

Absolute Maximum Ratings

PVIN, VIN0.3V to 6.5V
LX1, LX20.3V to 6.5V
FB (Adjustable Version)0.3V to 2.7V
FB (Fixed V _{OUT} Versions)0.3V to 6.5V
GND, PGND0.3V to 0.3V
All Other Pins0.3V to 6.5V
ESD Rating
Human Body Model (Tested per JESD22-A114E)3kV
Machine Model (Tested per JESD22-A115-A) 250V
Latch Up (Tested per JESD-78B; Class 2, Level A)

Thermal Information

Thermal Resistance (Typical)	θ_{JA} (°C/W)	$\theta_{JB}(^{\circ}C/W)$
25 Ball WLSCP Package (Notes 4, 5)	66	14
Maximum Junction Temperature		+125°C
Storage Temperature Range	(65°C to +150°C
Pb-Free Reflow Profile		. see link below
http://www.intersil.com/pbfree/Pb-FreeRe	eflow.asp	

Recommended Operating Conditions

Ambient Temperature Range	40°C to +85°C
Supply Voltage Range	1.8V to 5.5V
Max Load Current (V _{IN} = 2.5V V _{OUT} = 3.3V)	2ADC
Max Load Current ($V_{IN} = 3.0V V_{OUT} = 3.3V$, $t_{ON} = 600 \mu s$,	t = 4.6ms)3A

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TR379
- 5. For θ_{JB} , the "board temp" is taken on the board near the edge of the package, on a copper trace at the center of one side.

Analog Specifications $V_{IN} = V_{PVIN} = V_{EN} = 3.6V$, $V_{OUT} = 3.3V$, $L1 = 1\mu H$, $C1 = 2x10\mu F$, $C2 = 2x22\mu F$, $T_A = +25^{\circ}C$. Boldface limits apply over the operating temperature range, $-40^{\circ}C$ to $+85^{\circ}C$ and input voltage range (1.8V to 5.5V) unless specified otherwise.

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNITS
POWER SU	PPLY			I.	I.	
V _{IN}	Input Voltage Range		1.8		5.5	V
V _{UVLO}	V _{IN} Undervoltage Lockout Threshold	Rising		1.725	1.775	V
		Falling	1.550	1.650		V
I _{VIN}	V _{IN} Supply Current	PFM mode, no external load on V _{OUT} (Note 8)		35	60	μΑ
I _{SD}	V _{IN} Supply Current, Shutdown	EN = GND, V _{IN} = 3.6V		0.05	1.0	μΑ
OUTPUT VO	LTAGE REGULATION					
V _{OUT}	Output Voltage Range	ISL91110IIAZ, I _{OUT} = 100mA, V _{IN} = 3.6V	1.00		5.20	V
	Output Voltage Accuracy	V _{IN} = 3.7V, V _{OUT} = 3.3V, I _{OUT} = 0mA, PWM mode	-2		+2	%
		V _{IN} = 3.7V, V _{OUT} = 3.3V, I _{OUT} = 1mA, PFM mode	-3		+4	%
V _{FB}	FB Pin Voltage Regulation	For adjustable output version, V _{IN} = 3.6V	0.783	0.80	0.813	V
I _{FB}	FB Pin Bias Current	For adjustable output version			1	μΑ
ΔV _{OUT} / ΔV _{IN}	Line Regulation, PWM Mode	I _{OUT} = 500mA, V _{OUT} = 3.3V, V _{IN} step from 2.3V to 5.5V		±5		mV/V
ΔV _{OUT} / ΔΙ _{ΟUT}	Load Regulation, PWM Mode	V _{IN} = 3.7V, V _{OUT} = 3.3V, I _{OUT} step from 0mA to 1000mA		±0.005		mV/mA
ΔV _{OUT} / ΔV _I	Line Regulation, PFM Mode	I _{OUT} = 100mA, V _{OUT} = 3.3V, V _{IN} step from 2.3V to 5.5V		±12.5		mV/V
ΔV _{OUT} / ΔΙ _{ΟUT}	Load Regulation, PFM Mode	V _{IN} = 3.7V, V _{OUT} = 3.3V, I _{OUT} step from 0mA to 100mA		±0.4		mV/mA
V _{CLAMP}	Output Voltage Clamp	Rising	5.25		5.95	V
	Output Voltage Clamp Hysteresis			400		m۷
DC/DC SW	TCHING SPECIFICATIONS		11	I	I	
f _{SW}	Oscillator Frequency		2.1	2.50	2.9	MHz
tonmin	Minimum On Time			80		ns
I _{PFETLEAK}	LX1 Pin Leakage Current	V _{IN} = 3.6V	-1		1	μΑ
I _{NFETLEAK}	LX2 Pin Leakage Current	V _{IN} = 3.6V	-1		1	μΑ

Submit Document Feedback 4 intersil FN8434.0
December 24, 2013

ISL91110

Analog Specifications $V_{IN} = V_{PVIN} = V_{EN} = 3.6 \text{V}, V_{OUT} = 3.3 \text{V}, \text{L1} = 1 \mu\text{H}, \text{C1} = 2 \text{x} 10 \mu\text{F}, \text{C2} = 2 \text{x} 22 \mu\text{F}, \text{T}_{A} = +25 \,^{\circ}\text{C}.$ Boldface limits apply over the operating temperature range, -40 $\,^{\circ}\text{C}$ to +85 $\,^{\circ}\text{C}$ and input voltage range (1.8V to 5.5V) unless specified otherwise. (Continued)

SYMBOL	PARAMETER	TEST CONDITIONS	MIN (Note 6)	TYP (Note 7)	MAX (Note 6)	UNITS
SOFT-STAR	T and SOFT DISCHARGE	-	1			
t _{SS}	Soft-start Time	Time from when EN signal asserts to when output voltage ramp starts.		1		ms
		Time from when output voltage ramp starts to when output voltage reaches 95% of its nominal value with device operating in buck mode. $V_{IN} = 4V$, $V_{OUT} = 3.3V$, $I_{O} = 200$ mA		1		ms
		Time from when output voltage ramp starts to when output voltage reaches 95% of its nominal value with device operating in boost mode. $V_{IN} = 2V$, $V_{OUT} = 3.3V$, $I_{O} = 200mA$		2		ms
R _{DISCHG}	V _{OUT} Soft-Discharge ON-Resistance	EN < V _{IL}		120		Ω
POWER MO	OSFET					
R _{DSON_P}	P-Channel MOSFET ON-Resistance	V _{IN} = 3.6V, I _O = 200mA		40		mΩ
		V _{IN} = 2.5V, I _O = 200mA		55		mΩ
R _{DSON_N} N-Channel MOSFET ON-	N-Channel MOSFET ON-Resistance	V _{IN} = 3.6V, I _O = 200mA		30		mΩ
		V _{IN} = 2.5V, I _O = 200mA		45		mΩ
I _{PK_LMT}	P-Channel MOSFET Peak Current Limit		3.9	4.5	5.1	Α
PFM/PWM	TRANSITION		1			
	Load Current Threshold, PFM to PWM	V _{IN} = 3.6V, V _{OUT} = 3.3V		200		mA
	Load Current Threshold, PWM to PFM	V _{IN} = 3.6V, V _{OUT} = 3.3V		75		mA
	Thermal Shutdown			155		°C
	Thermal Shutdown Hysteresis			30		°C
EN LOGIC I	NPUTS	'		ı		
I _{LEAK}	Input Leakage	V _{IN} = 3.6V		0.05	1	μA
V _{IH}	Input HIGH Voltage	V _{IN} = 3.6V	1.4			٧
V _{IL}	Input LOW Voltage	V _{IN} = 3.6V			0.4	٧

NOTES:

^{6.} Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

^{7.} Typical values are for T_A = +25 °C and V_{IN} = 3.6V.

^{8.} Quiescent current measurements are taken when the output is not switching.

Functional Description

Functional Overview

Refer to the "Block Diagram" on page 2. The ISL91110 implements a complete buck boost switching regulator, with PWM controller, internal switches, references, protection circuitry, and control inputs.

The PWM controller automatically switches between buck and boost modes as necessary to maintain a steady output voltage, with changing input voltages and dynamic external loads.

Internal Supply and References

Referring to the "Block Diagram" on page 2, the ISL91110 provides four power input pins. The PVIN pin supplies input power to the DC/DC converter, while the VIN pin provides operating voltage source required for stable V_{REF} generation. Separate ground pins (GND and PGND) are provided to avoid problems caused by ground shift due to the high switching currents.

Enable Input

The device is enabled by asserting the EN pin HIGH. Driving EN LOW invokes a power-down mode, where most internal device functions are disabled.

Soft Discharge

When the device is disabled by driving EN LOW, an internal resistor between V_{OUT} and GND is activated to slowly discharge the output capacitor. This internal resistor has a typical 120Ω resistance.

POR Sequence and Soft-start

Asserting the EN pin HIGH allows the device to power-up. A number of events occur during the start-up sequence. The internal voltage reference powers up, and stabilizes. The device then starts operating. There is a typical 1ms delay between assertion of the EN pin and the start of switching regulator soft-start ramp.

The soft-start feature minimizes output voltage overshoot and input inrush currents. During soft-start, the reference voltage is ramped to provide a ramping V_{OUT} voltage. While the output voltage is lower than approximately 20% of the target output voltage, switching frequency is reduced to a fraction of the normal switching frequency to aid in producing low duty cycles necessary to avoid input inrush current spikes. Once the output voltage exceeds 20% of the target voltage, switching frequency is increased to its nominal value.

When the target output voltage is higher than the input voltage, there will be a transition from buck mode to boost mode during the soft-start sequence. At the time of this transition, the ramp rate of the reference voltage is decreased, such that the output voltage slew rate is decreased. This provides a slower output voltage slew rate.

The VOUT ramp time is not constant for all operating conditions. Soft-start into boost mode will take longer than soft-start into buck mode. The total soft-start time into buck operating mode is typically 2ms, whereas the typical soft-start time into boost mode operating mode is typically 3ms. Increasing the load current will increase these typical soft-start times.

Short Circuit Protection

The ISL91110 provides short-circuit protection by monitoring the feedback voltage. When feedback voltage is sensed to be lower than a certain threshold, the PWM oscillator frequency is reduced in order to protect the device from damage. The P-Channel MOSFET peak current limit remains active during this state.

Thermal Shutdown

A built-in thermal protection feature protects the ISL91110, if the die temperature reaches $+155\,^{\circ}$ C (typical). At this die temperature, the regulator is completely shut down. The die temperature continues to be monitored in this thermal-shutdown mode. When the die temperature falls to $+125\,^{\circ}$ C (typical), the device will resume normal operation.

When exiting thermal shutdown, the ISL91110 will execute its soft-start sequence.

Buck-Boost Conversion Topology

The ISL91110 operates in either buck or boost mode. When operating in conditions where PVIN is close to VOUT, ISL91110 alternates between buck and boost mode as necessary to provide a regulated output voltage.




FIGURE 3. BUCK BOOST TOPOLOGY

Figure 3 shows a simplified diagram of the internal switches and external inductor.

PWM Operation

In buck PWM mode, Switch D is continuously closed, and Switch C is continuously open. Switches A and B operate as a synchronous buck converter when in this mode.

In boost PWM mode, Switch A remains closed and Switch B remains open. Switches C and D operate as a synchronous boost converter when in this mode.

PFM Operation

During PFM operation in buck mode, Switch D is continuously closed, and Switch C is continuously open. Switches A and B operate in discontinuous mode during PFM operation. During PFM operation in boost mode, the ISL91110 closes Switch A and Switch C to ramp up the current in the inductor. When the inductor current reaches a certain threshold, the device turns off Switches A and C, then turns on Switches B and D. With Switches B and D closed, output voltage increases as the inductor current ramps down.

Submit Document Feedback 6 intersil FN8434.0

December 24, 2013

In most operating conditions, there will be multiple PFM pulses to charge up the output capacitor. These pulses continue until V_{OUT} has achieved the upper threshold of the PFM hysteretic controller. Switching then stops, and remains stopped until VOLIT decays to the lower threshold of the hysteretic PFM controller.

Operation With VIN Close to VOUT

When the output voltage is close to the input voltage, the ISL91110 will rapidly and smoothly switch from boost to buck mode as needed to maintain the regulated output voltage. This behavior provides excellent efficiency and very low output voltage ripple.

Output Voltage Programming

The ISL91110 is available in fixed and adjustable output voltage versions. To use the fixed output version, the VOUT pin must be connected directly to FB.

In the adjustable output voltage version (ISL91110IIAZ), an external resistor divider is required to program the output voltage. The FB pin has very low input leakage current, so it is possible to use large value resistors (e.g., R1 = $1M\Omega$ and R2 = 324k Ω for V_{OUT} = 3.3V) in the resistor divider connected to the FB input.

Applications Information

Component Selection

The fixed-output version of ISL91110 requires only three external power components to implement the buck boost converter: an inductor, an input capacitor, and an output capacitor.

The adjustable output version of ISL91110 requires three additional components to program the output voltage, as shown in Figure 4. Two external resistors program the output voltage, and a small capacitor is added to improve stability and response.




FIGURE 4. ADJUSTABLE OUTPUT APPLICATION

Output Voltage Programming, Adjustable Version

When VREF is connected to GND, setting and controlling the output voltage of the ISL91110IIAZ (adjustable output version) can be accomplished by selecting the external resistor values.

Equation 1 can be used to derive the R1 and R2 resistor values:

$$V_{OUT} = 0.8V \cdot \left(1 + \frac{R1}{R2}\right)$$
 (EQ. 1)

When designing a PCB, include a GND guard band around the feedback resistor network to reduce noise and improve accuracy and stability. Resistors R1 and R2 should be positioned close to the FB pin.

Feed-Forward Capacitor Selection

A small capacitor (C3 in Figure 4) in parallel with resistor R1 is required to provide the specified load and line regulation. The suggested value of this capacitor is 56pF for R1 = $1M\Omega$. An NPO type capacitor is recommended.

Inductor Selection

An inductor with high frequency core material (e.g., ferrite core) should be used to minimize core losses and provide good efficiency. The inductor must be able to handle the peak switching currents without saturating.

A 1µH inductor with ≥4A saturation current rating is recommended. Select an inductor with low DCR to provide good efficiency. In applications where radiated noise must be minimized, a toroidal or shielded inductor can be used.

TABLE 1. INDUCTOR VENDOR INFORMATION

MANUFACTURER	MFR. PART NUMBER	DESCRIPTION	DIMENSION (mm)	WEBSITE
Toko	1277AS-H-1R0M	1μH, 20%, DCR = 34m Ω (typ), Isat = 4.6A (typ)	3.2x2.5x1.2	www.toko.com
	FDSD0312-H-1R0M	1μH, 20%, DCR = 43m Ω (typ), Isat = 4.5A (typ)	3.2x3.0x1.2	
Coilcraft	XFL4020-102ME	1μH, 20%, DCR = 11mΩ (typ), Isat = 5.1A (typ)	4.0x4.0x2.1	www.coilcraft.com

Submit Document Feedback intersil FN8434 0

PVIN and Vout Capacitor Selection

The input and output capacitors should be ceramic X5R type with low ESL and ESR. The recommended input capacitor value is $2x10\mu F$. The recommended V_{OUT} capacitor value is $2x22\mu F$.

TABLE 2. CAPACITOR VENDOR INFORMATION

MANUFACTURER	SERIES	WEBSITE
AVX	X5R	www.avx.com
Murata	X5R	www.murata.com
Taiyo Yuden	X5R	www.t-yuden.com
TDK	X5R	www.tdk.com

Recommended PCB Layout

Correct PCB layout is critical for proper operation of the ISL91110. The input and output capacitors should be positioned as closely to the IC as possible. The ground connections of the input and output capacitors should be kept as short as possible, and should be on the component layer to avoid problems that are caused by high switching currents flowing through PCB vias.

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest revision.

DATE	REVISION	CHANGE
December 24, 2013	FN8434.0	Initial Release.

About Intersil

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

Submit Document Feedback 8 intersil FN8434.0


December 24, 2013

Package Outline Drawing

W5x5.25D

5X5 ARRAY 25 BALLS WITH 0.40 PITCH WAFER LEVEL CHIP SCALE PACKAGE (WLCSP)

Rev 0, 1/13



NOTES:

- 1. All dimensions are in millimeters.
- 2. Dimension and tolerance per ASMEY 14.5M-1994, and JESD 95-1 SPP-010.
- 3. NSMD refers to Non-Solder Mask Defined pad design per Intersil Tech Brief TB451 located at: http://www.intersil.com/data/tb/tb451.pdf.