Features



Two-Lane and Four-Lane DisplayPort Passive Switches with Separate AUX/HPD Control

General Description

The MAX4998/MAX14998 high-speed passive switches route DisplayPort™ between two possible destinations or vice versa in laptops or desktop PCs. The MAX4998/ MAX14998 are intended to be used where ultra-highspeed performance and minimal input capacitance is required.

The MAX4998 has three double-pole/double-throw (DPDT) switches and one single-pole/double-throw (SPDT) switch. Two DPDT switches are for high-frequency switching, one DPDT switch is for AUX, and the one SPDT switch is for HPD. The two high-frequency switches are selected by SEL1, and the AUX and HPD are selected by SEL2. This part is suitable for two-lane DisplayPort switching.

The MAX14998 has six double-pole/double-throw (DPDT) switches. Four DPDT switches are for high-frequency switching, and two DPDT switches are for AUX and HPD. The four high-frequency switches are selected by SEL1, and the AUX and HPD are selected by SEL2. This part is suitable for four-lane DisplayPort switching.

The MAX4998/MAX14998 are fully specified to operate from a single +3.3V (typ) power supply. The MAX4998 is available in a 3.5mm x 5.5mm, 28-pin TQFN package with exposed pad, and the MAX14998 is available in a 3.5mm x 9mm, 42-pin TQFN package with exposed pad. Both devices operate over the -40°C to +85°C extended temperature range.

Applications

Notebook PCs Desktop PCs

♦ Single 3.3V Power-Supply Voltage

- ♦ 5GHz Bandwidth
- ◆ Support 1.6/2.7Gbps DisplayPort Signals
- ♦ Excellent Return Loss -14dB at 1.35GHz
- ♦ Independent High Frequency: AUX Select
- Designed for AC-Coupled Circuits
- ◆ Pass Throughs Are Maintained
- ♦ Low 850µA (max) Supply Current
- Small Packages
 - 3.5mm x 5.5mm, 28-Pin TQFN Package with **Exposed Pad**
 - 3.5mm x 9mm, 42-Pin TQFN Package with **Exposed Pad**
- ♦ Flow-Through Layout for Easy Board Layout
- ♦ ESD Protection for All I/O Pins: Human Body Model (HBM) ±4kV

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE		
MAX4998ETI+T	-40°C to +85°C	28 TQFN-EP**		
MAX14998ETO+T*	-40°C to +85°C	42 TQFN-EP**		

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

Typical Operating Circuit appears at end of data sheet.

DisplayPort is a trademark of Video Electronics Standards Association (VESA).

T = Tape and reel.

^{*}Future Product. Contact factory for availability.

^{**}EP = Exposed Pad.

ABSOLUTE MAXIMUM RATINGS

Operating Temperature Range40°C to +8t Junction Temperature+150 Storage Temperature Range65°C to +150 Package Junction-to-Ambient Thermal Resistance (θJA) (Note 28-Pin TQFN35°C 42-Pin TQFN29°C	0°C 0°C = 2) C/W
Package Junction-to-Case Thermal Resistance (θJC) (Note 28-Pin TQFN	C/W C/W

- Note 1: Signals on COM_, NO_, NC_, SEL1, and SEL2 exceeding VDD or GND are clamped by internal diodes. Limit forward-diode current to the maximum current rating.
- **Note 2:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a 4-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(VDD = +3.3V \pm 10\%, TA = TMIN to TMAX, unless otherwise noted. Typical values are at VDD = +3.3V, TA = +25°C, unless otherwise noted.) (Note 3)$

PARAMETER SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCH						
Analog Signal Range VCOM_, VNO_, VNC_					(V _{DD} - 1.8)	V
Voltage Between COM_ and NO_/NC_	IVCOM VNO_I, IVCOM VNC_I		0		1.8	V
On-Resistance	Ron	I _{COM_} = 15mA; V _{NO_} , V _{NC_} = 0V, +1.2V		7		Ω
On-Resistance Match Between Pairs of Same Channel	ΔR _{ON}	V _{DD} = +3.0V; I _{COM} = 15mA; V _{NO} , V _{NC} = 0V (Notes 4, 5)		0.1	2	Ω
On-Resistance Match Between Channels	ΔRON	V _{DD} = +3.0V; I _{COM} = 15mA; V _{NO} , V _{NC} = 0V (Notes 4, 5)		1.0	4	Ω
On-Resistance Flatness RFLAT(ON)		V _{DD} = +3.0V; I _{COM} = 15mA; V _{NO} , V _{NC} = 0V, +1.2V (Notes 5, 6)		0.3	1.5	Ω
NO_ or NC_ Off-Leakage INO_(OFF) Current INC_(OFF)		V _{DD} = +3.6V; V _{COM} = 0V, +1.2V; V _{NO} or V _{NC} = +1.2V, 0V	-1		1	μΑ
		V _{DD} = +3.6V; V _{COM} = 0V, +1.2V; V _{NO} or V _{NC} = V _{COM} or unconnected	-1		1	μΑ
DIGITAL SIGNALS						
I ION SEL I		V_{NO} or V_{NC} = +1.0V, R_L = 50 Ω , C_L = 100pF (Figure 1)		45	120	ns

ELECTRICAL CHARACTERISTICS (continued)

 $(V_{DD} = +3.3V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V_{DD} = +3.3V, T_A = +25$ °C, unless otherwise noted.) (Note 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
SEL1 and SEL2 to Switch Turn-Off Time	tOFF_SEL	V_{NO} or V_{NC} = +1.0V, R_L = 50 Ω , C_L = 100pF (Figure 1)		5	50	ns	
Differential Insertion Loss	S _{DD21}	f = 0.8GHz (Figure 2)		-0.67		- dB	
Differential insertion Loss		f = 1.35GHz (Figure 2)		-0.95			
Differential Crosstalk	CDDOTK	f = 0.8GHz (Figure 2)		-37		dB	
Differential Crosstalk	SDDCTK	f = 1.35GHz (Figure 2)		-34			
Differential Return Loss	20011	f = 0.8GHz (Figure 2)		-20		-ID	
Differential Return Loss	SDD11	f = 1.35GHz (Figure 2)		-14		dB	
Signal Data Rate	BR	$R_S = R_L = 100\Omega$ balanced		17		Gbps	
Differential -3dB Bandwidth	f-3BW	$R_S = R_L = 100\Omega$ balanced		8.5		GHz	
Differential Off-Isolation	SDD21_OFF	f = 1.35GHz (Figure 2)		-28		dB	
LOGIC INPUT (SEL1, SEL2)							
Input Logic-High	VIH		1.4			V	
Input Logic-Low	VIL				0.5	V	
Input Logic Hysteresis	VHYST			100		mV	
Input Leakage Current	I _{IN}	V _{SEL_} = 0V or V _{DD}	-1		+1	μΑ	
POWER SUPPLY							
Power-Supply Range	V _{DD}		3.0		3.6	V	
V _{DD} Supply Current	I _{DD}	V _{SEL_} = 0V or V _{DD}		500	850	μΑ	

- **Note 3:** All units are 100% production tested at T_A = +85°C. Limits over the operating temperature range are guaranteed by design and characterization and are not production tested.
- **Note 4:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- Note 5: Guaranteed by design. Not production tested.
- **Note 6:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.

Test Circuits/Timing Diagrams




Figure 1. Switching Time

Test Circuits/Timing Diagrams (continued)






Figure 2. Differential On-Loss, Differential Off-Isolation, and Differential Crosstalk


MIXIM


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$
























Pin Configurations



Pin Description

PIN MAX4998 MAX14998		NAME	FUNCTION	
		NAME	FUNCTION	
1	2	COM0+	Analog Switch 1. Common positive terminal.	
2	3	COM0-	Analog Switch 1. Common negative terminal.	
3	4	COM1+	Analog Switch 2. Common positive terminal.	
4	5	COM1-	Analog Switch 2. Common negative terminal.	
5	7	COM2+	Analog Switch 3. Common positive terminal.	
6	8	COM2-	Analog Switch 3. Common negative terminal.	
7, 9, 15, 19	1, 6, 13, 26	VDD	Positive Supply Voltage Input. Connect VDD to a +3.0V to +3.6V supply voltage. Bypass VDD to GND with a 0.1FF ceramic capacitor placed as close to the device a possible (see the Board Layout section).	
8	9	COM3+	Analog Switch 4. Common positive terminal.	
10	16	SEL1	Control Signal Input. Selects high-frequency switching.	
11	17	SEL2	Control Signal Input. Selects AUX/HPD.	
12	28	NO3+	Analog Switch 4. Normally Open positive terminal.	
13	29	NO2-	Analog Switch 3. Normally Open negative terminal.	
14	30	NO2+	Analog Switch 3. Normally Open positive terminal.	
16	36	NC3+	Analog Switch 4. Normally Closed positive terminal.	
17	37	NC2-	Analog Switch 3. Normally Closed negative terminal.	
18	38	NC2+	Analog Switch 3. Normally Closed positive terminal.	
20	31	NO1-	Analog Switch 2. Normally Open negative terminal.	
21	32	NO1+	Analog Switch 2. Normally Open positive terminal.	
22	33	NO0-	Analog Switch 1. Normally Open negative terminal.	

Pin Description (continued)

PIN MAX4998 MAX14998		NAME	FUNCTION		
			FUNCTION		
23 34 NO0+		NO0+	Analog Switch 1. Normally Open positive terminal.		
24	_	GND	Ground		
25	39	NC1-	Analog Switch 2. Normally Closed negative terminal.		
26	40	NC1+	Analog Switch 2. Normally Closed positive terminal.		
27	41	NC0-	Analog Switch 1. Normally Closed negative terminal.		
28	42	NC0+	Analog Switch 1. Normally Closed positive terminal.		
_	10	СОМ3-	Analog Switch 4. Common negative terminal.		
_	11	COM4+	Analog Switch 5. Common positive terminal.		
_	12	COM4-	Analog Switch 5. Common negative terminal.		
_	14	COM5+	Analog Switch 6. Common positive terminal.		
_	15	COM5-	Analog Switch 6. Common negative terminal.		
_	18	NO5-	Analog Switch 6. Normally open negative terminal.		
_	19	NO5+	Analog Switch 6. Normally open positive terminal.		
_	20	NO4-	Analog Switch 5. Normally open negative terminal.		
_	21	NO4+	Analog Switch 5. Normally open positive terminal.		
_	22	NC5-	Analog Switch 6. Normally Closed negative terminal.		
_	23	NC5+	Analog Switch 6. Normally Closed positive terminal.		
_	24	NC4-	Analog Switch 5. Normally Closed negative terminal.		
_	25	NC4+	Analog Switch 5. Normally Closed positive terminal.		
_	27	NO3-	Analog Switch 4. Normally Open negative terminal.		
_	35	NC3-	Analog Switch 4. Normally Closed negative terminal.		
_	_	EP	Exposed Pad. Internally connected to GND. Connect to a large plane to maximize thermal performance. Not intended as an electrical part.		

Detailed Description

The MAX4998/MAX14998 high-speed passive switches route one DisplayPort source between two possible destinations or vice versa. The MAX4998 is used to switch two-lanes plus AUX/HPD DisplayPort, and the MAX14998 is used to switch four-lanes plus AUX/HPD DisplayPort.

The MAX4998/MAX14998 feature two digital control inputs (SEL1, SEL2) to switch signal paths.

Digital Control Inputs (SEL1, SEL2)


The MAX4998/MAX14998 provide two digital control inputs (SEL1, SEL2) to select the signal path between the COM_ and NO_/NC_ channels. SEL1 selects high-frequency switching, while SEL2 selects AUX/HPD. On the MAX4998, switches 0 and 1 are high-frequency

switches and switches 2 and 3 are both low-frequency switches. On the MAX14998, switches 0, 1, 2, and 3 are high-frequency switches and switches 4 and 5 are low-frequency switches. The truth tables for the MAX4998/MAX14998 are depicted in the *Functional Diagrams/Truth Tables*. Drive SEL_ 0V to VDD to minimize power consumption.


Analog Signal Levels

The MAX4998/MAX14998 accept standard DisplayPort signals to a maximum of (VDD - 1.8V). Signals on the COM_+ channels are routed to either the NO_+ or NC_+ channels. Signals on the COM_- channels are routed to either the NO_- or NC_- channels. The MAX4998/MAX14998 are bidirectional switches, allowing COM_, NO_, and NC_, to be used as either inputs or outputs.

Functional Diagrams/Truth Tables



Typical Operating Circuit



7WZ07 DUAL-GATE LOTIC OPERATES FROM +3.3V VCC

NOTE: THE APPLICATION SHOWN IS A TWO-LANE SWITCH BETWEEN THE DOCKING STATION AND DISplayPort CONNECTOR ON A LAPTOP. SEL2 NEEDS TO BE CHANGED FIRST WHEN SWITCHING SO THAT THE AUX/HPD SIGNAL SAME STATION AND DEST PARAMETERS THROUGH DDC. THE HPD SIGNALS FROM THE DOCKING STATION AND DP CONNECTOR NEED TO BE INPUT THROUGH A LEVEL TRANSLATOR, SUCH AS A 7WZO7 OR 742GOT NONINVERTING TO THE MAX4998. EACH OUTPUT IS PULLED UP TO MATCH THE LOGIC LEVEL OF THE GMCH. THE COM SIDE OF THE MAX4998 NEEDS TO BE CONNECTED DIRECTLY TO THE GMCH, RUNNING AT LOW VOLTAGE (APPROXIMATELY 1.1V). THIS ESTABLISHES THE COMMON-MODE VOLTAGE FOR THE SWITCH AND KEEPS THE SWITCH WITHIN ITS OPTIMAL RANGE. IF A FOUR-LANE DISPLAYPORT SWITCH IS DESIRED, THE MAX14998 SHOULD BE USED. THE CIRCUIT IS THE SAME EXCEPT THAT DPO TO DP3 IS USED WITH AUX, AND THE HPD CIRCUITRY IS THE SAME.

Applications Information

Board Layout

High-speed switches require proper layout and design procedures for optimum performance. Keep design-controlled impedance PCB traces as short as possible. Ensure that power-supply bypass capacitors are placed as close to the device as possible. Multiple bypass capacitors are recommended. Connect all grounds and the exposed pad to large ground planes.

Chip Information

PROCESS: CMOS

_Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
28 TQFN-EP	T283555+1	<u>21-0184</u>
42 TQFN-EP	T423590+1	<u>21-0181</u>

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.