# **NPIC6C4894**

# Power logic 12-bit shift register; open-drain outputs

Rev. 1 — 17 April 2014

**Product data sheet** 

### 1. General description

The NPIC6C4894 is a 12-stage serial shift register. It has a storage latch associated with each stage for strobing data from the serial input (D) to the parallel open-drain outputs (QP0 to QP11). Data is shifted on positive-going clock (CP) transitions. The data in each shift register stage is transferred to the storage register when the latch enable (LE) input is HIGH. Data in the storage register drives the gate of the output extended-drain NMOS transistor whenever the output enable input (OE) is HIGH. A LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the registers. Two serial outputs (QS1 and QS2) are available for cascading a number of NIC6C4894 devices. Serial data is available at QS1 on positive-going clock edges to allow high-speed operation in cascaded systems with a fast clock rise time. The same serial data is available at QS2 on the next negative going clock edge. It is used for cascading NPIC6C4894 devices when the clock has a slow rise time. The open-drain outputs are 33 V/100 mA continuous current extended-drain NMOS transistors designed for use in systems that require moderate load power such as LEDs. Integrated voltage clamps in the outputs, provide protection against inductive transients. This protection makes the device suitable for power driver applications such as relays, solenoids and other low-current or medium-voltage loads.

### 2. Features and benefits

- Specified from –40 °C to +125 °C
- Low R<sub>DSon</sub>
- 12 Power EDNMOS transistor outputs of 100 mA continuous current
- 250 mA current limit capability
- Output clamping voltage 33 V
- 30 mJ avalanche energy capability
- Low power consumption
- Latch-up performance exceeds 100 mA per JESD 78 Class II level A
- ESD protection:
  - ◆ HBM JS-2011 Class 2 exceeds 2500 V
  - CDM JESD22-C101E exceeds 1000 V



### Power logic 12-bit shift register; open-drain outputs

# 3. Applications


- LED sign
- Graphic status panel
- Fault status indicator

# 4. Ordering information


Table 1. Ordering information


Type number	Package				
	Temperature range	range Name Description			
NPIC6C4894D	–40 °C to +125 °C	SO20	plastic small outline package; 20 leads; body width 7.5 mm	SOT163-1	
NPIC6C4894PW	–40 °C to +125 °C	TSSOP20	plastic thin shrink small outline package; 20 leads; body width 4.4 mm	SOT360-1	


# 5. Functional diagram



### Power logic 12-bit shift register; open-drain outputs








Power logic 12-bit shift register; open-drain outputs

# 6. Pinning information

### 6.1 Pinning



### 6.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
LE	1	latch enable input
D	2	serial data input
СР	3	clock input
QP0 to QP11	4, 5, 6, 7, 8, 9, 18, 17, 16, 15, 14, 13	parallel output
GND	10	ground (0 V)
QS1	11	serial output
QS2	12	serial output
OE	19	output enable input
V <sub>CC</sub>	20	supply voltage

#### Power logic 12-bit shift register; open-drain outputs


# 7. Functional description

Table 3. Function table[1]

At the positive clock edge, the information in the 10<sup>th</sup> register stage is transferred to the 11<sup>th</sup> register stage and the QS output

Control			Input	Parallel outpu	t	Serial output		
CP OE L		LE	D	QP0	QPn	QS1[2]	QS2[3]	
$\uparrow$	L	X	X	Z	Z	Q10S	no change	
<b>\</b>	L	X	X	Z	Z	no change	Q11S	
$\uparrow$	Н	L	X	no change	no change	Q10S	no change	
$\uparrow$	Н	Н	L	Z	QPn-1	Q10S	no change	
$\uparrow$	Н	Н	Н	L	QPn-1	Q10S	no change	
<b>\</b>	Н	Н	Н	no change	no change	no change	Q11S	

- [1] H = HIGH voltage level; L = LOW voltage level; X = don't care; ↑ = LOW-to-HIGH clock transition; ↓ = HIGH-to-LOW clock transition; Z = high-impedance OFF-state.
- [2] Q10S = the data in register stage 10 before the LOW to HIGH clock transition.
- [3] Q11S = the data in register stage 11 before the HIGH to LOW clock transition.



### Power logic 12-bit shift register; open-drain outputs

# 8. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC</sub>	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.3	+7.0	V
$V_{DS}$	drain-source voltage	QPn [1]	-	+33	V
Vo	output voltage	QSn	-0.5	+7.0	V
I <sub>IK</sub>	input clamping current	$V_{I} < 0.5 \text{ V or } V_{I} > V_{CC} + 0.5 \text{ V}$	-	±50	mA
I <sub>OK</sub>	output clamping current	QSn; $V_O < 0.5 \text{ V or } V_O > V_{CC} + 0.5 \text{ V}$	-	±100	mA
I <sub>d(SD)</sub>	source-drain diode current	continuous	-	250	mA
		pulsed [2]	-	500	mA
I <sub>D</sub>	drain current	T <sub>amb</sub> = 25 °C			
ט		continuous; each output; all outputs on	-	100	mA
		pulsed; each output; all outputs on [2]	-	250	mA
I <sub>DM</sub>	peak drain current	single output; T <sub>amb</sub> = 25 °C [2]	-	250	mA
E <sub>AS</sub>	non-repetitive avalanche energy	single pulse; see Figure 8 and Figure 16	-	30	mJ
I <sub>AL</sub>	avalanche current	see Figure 8 and Figure 16	-	200	mA
T <sub>stg</sub>	storage temperature		-65	+150	°C
P <sub>tot</sub>	total power dissipation	$T_{amb} = 25  ^{\circ}C$			
		SO20	-	1500	mW
		TSSOP20	-	1250	mW
		T <sub>amb</sub> = 125 °C [4]			
		SO20	-	300	mW
		TSSOP20	-	250	mW

<sup>[1]</sup> Each power EDNMOS source is internally connected to GND.


<sup>[2]</sup> Pulse duration  $\leq 100~\mu s$  and duty cycle  $\leq 2~\%.$ 

<sup>[3]</sup>  $V_{DS} = 15 \text{ V}$ ; starting junction temperature ( $T_j$ ) = 25 °C; L = 1.5 H; avalanche current ( $I_{AL}$ ) = 200 mA.

<sup>[4]</sup> For SO20 package: above 25 °C the value of  $P_{tot}$  derates linearly with 12 mW/°C. For TSSOP20 package: above 25 °C the value of  $P_{tot}$  derates linearly with 10 mW/°C.

### Power logic 12-bit shift register; open-drain outputs

#### 8.1 Test circuit and waveform



- (1) The word generator has the following characteristics:  $t_r,\,t_f \leq$  10 ns;  $Z_O$  = 50  $\Omega.$
- (2) The input pulse duration  $(t_W)$  is increased until peak current  $I_{AL}$  = 200 mA. Energy test level is defined as:  $E_{AS} = I_{AL} \times V_{(BR)DSS} \times t_{AL}/2 = 30$  mJ.

Fig 8. Test circuit and waveform for measuring single-pulse avalanche energy

# 9. Recommended operating conditions

Table 5. Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{CC}$	supply voltage		4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	V
I <sub>D</sub>	drain current	pulsed drain output current; $V_{CC} = 5 \text{ V}; T_{amb} = 25 \text{ °C};$ all outputs on	-	-	250	mA
T <sub>amb</sub>	ambient temperature		-40	-	+125	°C

- [1] Pulse duration  $\leq$  100  $\mu s$  and duty cycle  $\leq$  2 %.
- [2] Technique should limit  $T_j T_{amb}$  to 10 °C maximum.

### Power logic 12-bit shift register; open-drain outputs

### 10. Static characteristics

Table 6. Static characteristics

At recommended operating conditions unless otherwise specified; Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Tar	<sub>nb</sub> = 25	°C	T <sub>amb</sub> =	–40 °C to	125 °C	Unit	
			Min	Тур	Max	Min	Тур	Max		
V <sub>IH</sub>	HIGH-level input voltage		0.85V <sub>CC</sub>	-	-	-	-	-	V	
$V_{IL}$	LOW-level input voltage		-	-	0.15V <sub>CC</sub>	-	-	-	V	
$V_{OH}$	HIGH-level	QSn; $V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	4.49	-	-	-	-	V	
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	4.0	4.2	-	-	-	-	V	
$V_{OL}$	LOW-level	QSn; $V_I = V_{IH}$ or $V_{IL}$								
	output voltage	$I_{O} = 20 \mu A; V_{CC} = 4.5 V$	-	0.005	0.1	-	-	-	V	
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.3	0.5	-	-	-	V	
l <sub>l</sub>	input leakage current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$	-	-	±1	-	-	-	μΑ	
V <sub>(BR)DSS</sub>	drain-source breakdown voltage	QPn; I <sub>O</sub> = 1 mA	33	37	-	-	-	-	V	
$V_{SD}$	source-drain voltage	QPn; I <sub>O</sub> = 100 mA	-1.2	-0.85	-	-	-	-	V	
I <sub>CC</sub>	supply current	$V_{CC} = 5.5 \text{ V}; V_I = V_{CC} \text{ or GND}$								
		OE = LOW	-	0.006	200	-	-	-	μΑ	
		OE = HIGH	-	0.01	500	-	-	-	μΑ	
		OE = LOW; CP = 5 MHz; see Figure 15 and Figure 17	-	1	5	-	-	-	mA	
Io	output current	QPn; $V_0 = 0.5 \text{ V}$ [1][2][3]	-	140	-	-	-	-	mΑ	
I <sub>OZ</sub>	OFF-state output current	QPn; $V_{CC} = 5.5 \text{ V}$ ; $V_{DS} = 30 \text{ V}$	-	0.002	0.2	-	0.15	0.3	μΑ	
R <sub>DSon</sub>	drain-source	see Figure 18 and Figure 19 [1][2]								
	on-state resistance	V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = 50 mA	-	2.7	9	-	4.3	12	Ω	
	1 GOIGIAI IUG	V <sub>CC</sub> = 4.5 V; I <sub>O</sub> = 100 mA	-	2.8	10	-	-	-	Ω	

<sup>[1]</sup> Technique should limit  $T_j - T_{amb}$  to 10 °C maximum.

<sup>[2]</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

<sup>[3]</sup> The output current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V.

### Power logic 12-bit shift register; open-drain outputs

# 11. Dynamic characteristics

#### Table 7. Dynamic characteristics

At recommended operating conditions unless otherwise specified; Voltages are referenced to GND (ground = 0 V); For test circuit, see <u>Figure 15</u>.

Symbol	Parameter	T,	<sub>amb</sub> = 25 °	C O	Unit		
				Min	Тур	Max	
t <sub>pd</sub>	propagation delay	CP to QSn; see Figure 9	[1]	-	5	-	ns
t <sub>TLH</sub>	LOW to HIGH output	QPn; see Figure 12		-	60	-	ns
	transition time	QSn; see Figure 9		-	6	-	ns
t <sub>THL</sub>	HIGH to LOW output	QPn; see Figure 12		-	18	-	ns
	transition time	QSn; see Figure 9	-	6	-	ns	
t <sub>PLZ</sub>	LOW to OFF-state propagation delay	CP, LE and OE to QPn; I <sub>O</sub> = 75 mA; see <u>Figure 10</u> , <u>Figure 11</u> , <u>Figure 12</u> and <u>Figure 20</u>		-	105	-	ns
t <sub>PZL</sub>	OFF-state to LOW propagation delay	CP, LE and OE to QPn; I <sub>O</sub> = 75 mA; see Figure 10, Figure 11, Figure 12 and Figure 20		-	10	-	ns
f <sub>clk(max)</sub>	maximum clock frequency	CP; see Figure 9	[2]	10	-	-	MHz
t <sub>su</sub>	set-up time	D to CP; see Figure 13		20	-	-	ns
t <sub>h</sub>	hold time	D to CP; see Figure 13		20	-	-	ns
t <sub>W</sub>	pulse width	CP, LE; see Figure 9 and Figure 11		40	-	-	ns
t <sub>rr</sub>	reverse recovery time	$I_0 = -100 \text{ mA}$ ; dl/dt = 10 A/ $\mu$ s; see Figure 14	3][4]	-	120	-	ns
t <sub>a</sub>	reverse recovery current rise time	$I_0 = -100 \text{ mA}$ ; dI/dt = 10 A/ $\mu$ s; see Figure 14	3][4]	-	100	-	ns

<sup>[1]</sup>  $t_{pd}$  is the same as  $t_{PLH}$  and  $t_{PHL}$ .


<sup>[2]</sup> This is the maximum serial clock frequency assuming cascaded operation where serial data is passed from one stage to a second stage. The clock period allows for CP → QSn propagation delay and setup time plus some timing margin.

<sup>[3]</sup> Technique should limit  $T_j - T_{amb}$  to 10 °C maximum.

<sup>[4]</sup> These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

### Power logic 12-bit shift register; open-drain outputs


#### 11.1 Waveforms and test circuits



Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig 9. Propagation delay clock (CP) to output (QS1, QS2), clock pulse width, maximum clock frequency and output transition time




Measurement points are given in Table 8.

 $V_{\text{OL}}$  and  $V_{\text{OH}}$  are typical output voltage levels that occur with the output load.

Fig 10. Propagation delay clock (CP) to output (QPn)

**NPIC6C4894 NXP Semiconductors** 

### Power logic 12-bit shift register; open-drain outputs







Fig 12. Output enable (OE) to output (QPn) and output transition time

### Power logic 12-bit shift register; open-drain outputs



Measurement points are given in Table 8.


The shaded areas indicate when the input is permitted to change for predictable output performance.

 $V_{\text{OL}}$  is the typical output voltage level that occurs with the output load.

Fig 13. Set-up and hold times

Table 8. Measurement points


Supply voltage	Input	Output					
V <sub>CC</sub>	V <sub>M</sub>	V <sub>M</sub>	V <sub>X</sub>	V <sub>Y</sub>			
5 V	0.5V <sub>CC</sub>	0.5V <sub>DS</sub>	0.1V <sub>DS</sub>	0.9V <sub>DS</sub>			



- (1) The open-drain QPn terminal under test is connected to testpoint K. All other terminals are connected together and connected to testpoint A.
- (2) The  $V_1$  amplitude and  $R_G$  are adjusted for dl/dt = 10 A/ $\mu$ s. A  $V_1$  double-pulse train is used to set  $I_0$  = 0.1 A, where  $t_1$  = 10  $\mu$ s,  $t_2$  = 7  $\mu$ s and  $t_3$  = 3  $\mu$ s.

Fig 14. Test circuit and waveform for measuring reverse recovery current

### Power logic 12-bit shift register; open-drain outputs



- (1) The word generator has the following characteristics:  $t_r$ ,  $t_f \le 10$  ns;  $t_W = 300$  ns; pulsed repetition rate (PRR) = 5 kHz;  $Z_O = 50 \Omega$ .
- (2) C<sub>L</sub> includes probe and jig capacitance.

Test data is given in Table 9. Definitions for test circuit:

V<sub>EXT</sub> = External voltage for measuring switching times.

R<sub>L</sub> = Load resistance.

C<sub>L</sub> = Load capacitance including jig and probe capacitance.


Fig 15. Test circuit for measuring switching times

Table 9. Test data

Supply voltage	Input			Load			
	VI	t <sub>r</sub> , t <sub>f</sub>	V <sub>M</sub>	CL	R <sub>L1</sub>	R <sub>L2</sub> [1]	
5 V	5 V	≤ 10 ns	50%	30 pF	200 Ω	2 kΩ	


[1] Do not connect  $R_{L2}$  when measuring the supply current ( $I_{CC}$ ).

### Power logic 12-bit shift register; open-drain outputs




 $T_{amb}$  = 25 °C;  $V_{CC}$  = 5 V.

Fig 16. Avalanche current (peak) versus time duration of avalanche



 $T_{amb}$  = -40 °C to 125 °C;  $V_{CC}$  = 5 V.


Fig 17. Supply current versus frequency



 $V_{CC} = 4.5 \text{ V}$ ;  $V_I = V_{CC} \text{ or GND}$ .

- (1)  $T_{amb} = 125 \, ^{\circ}C$
- (2)  $T_{amb} = 85 \, ^{\circ}C$
- (3)  $T_{amb} = 25 \, ^{\circ}C$
- (4)  $T_{amb} = -40 \, ^{\circ}C$

Fig 18. Drain-source on-state resistance versus drain current




 $V_I = V_{CC}$  or GND;  $I_O = 50$  mA.

- (1)  $T_{amb} = 125 \, ^{\circ}C$
- (2)  $T_{amb} = 85 \, ^{\circ}C$
- (3)  $T_{amb} = 25 \, ^{\circ}C$
- (4)  $T_{amb} = -40 \, ^{\circ}C$

Fig 19. Static drain-source on-state resistance versus supply voltage

### Power logic 12-bit shift register; open-drain outputs



 $V_{CC}$  = 5 V;  $I_{O}$  = 75 mA, this technique should limit  $T_{j}$  –  $T_{amb}$  to 10 °C maximum.

- (1) t<sub>PLZ</sub>.
- (2) t<sub>TLH</sub>.
- $(3) \quad t_{THL}.$
- (4) t<sub>PZL</sub>.


Fig 20. Switching time versus temperature

### Power logic 12-bit shift register; open-drain outputs

# 12. Package outline

SO20: plastic small outline package; 20 leads; body width 7.5 mm

SOT163-1



#### Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	JEITA	PROJECTION	1330E DATE
SOT163-1	075E04	MS-013			<del>99-12-27</del> 03-02-19

Fig 21. Package outline SOT163-1 (SO20)

NPIC6C4894


All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

**NPIC6C4894 NXP Semiconductors** 

TSSOP20: plastic thin shrink small outline package; 20 leads; body width 4.4 mm

SOT360-1



UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	bp	С	D (1)	E (2)	е	HE	L	Lp	Q	v	w	у	Z <sup>(1)</sup>	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	6.6 6.4	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.5 0.2	8° 0°

#### Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	EUROPEAN	ISSUE DATE			
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE	
SOT360-1		MO-153				<del>-99-12-27</del> 03-02-19	

Fig 22. Package outline SOT360-1 (TSSOP20)

NPIC6C4894

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

### Power logic 12-bit shift register; open-drain outputs

# 13. Abbreviations

#### Table 10. Abbreviations

Acronym	Description
CDM	Charged Device Model
CMOS	Complementary Metal Oxide Semiconductor
DUT	Device Under Test
EDNMOS	Extended Drain Negative Metal Oxide Semiconductor
ESD	ElectroStatic Discharge
НВМ	Human Body Model
TTL	Transistor-Transistor Logic

# 14. Revision history

### Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes
NPIC6C4894 v.1	20140417	Product data sheet	-	-

### Power logic 12-bit shift register; open-drain outputs

### 15. Legal information

#### 15.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

#### 15.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification** — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

#### 15.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications** — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <a href="http://www.nxp.com/profile/terms">http://www.nxp.com/profile/terms</a>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license** — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

NPIC6C4894

All information provided in this document is subject to legal disclaimers.

© NXP Semiconductors N.V. 2014. All rights reserved.

### Power logic 12-bit shift register; open-drain outputs

**Export control** — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

**Translations** — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

#### 15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### 16. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

**NPIC6C4894 NXP Semiconductors** 

# Power logic 12-bit shift register; open-drain outputs

### 17. Contents

1	General description
2	Features and benefits
3	Applications
4	Ordering information
5	Functional diagram 2
6	Pinning information 4
6.1	Pinning
6.2	Pin description
7	Functional description 5
8	Limiting values 6
8.1	Test circuit and waveform
9	Recommended operating conditions 7
10	Static characteristics 8
11	Dynamic characteristics 9
11.1	Waveforms and test circuits 10
12	Package outline
13	Abbreviations
14	Revision history
15	Legal information
15.1	Data sheet status 19
15.2	Definitions
15.3	Disclaimers
15.4	Trademarks
16	Contact information
17	Contents

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.