# 1.65 GHz Clock Fanout Buffer with Output Dividers and Delay Adjust 

## Data Sheet

## FEATURES

### 1.65 GHz differential clock inputs/outputs

10-bit programmable dividers, 1 to 1024, all integers
Up to 4 differential outputs or 8 CMOS outputs
Pin strapping capability for hardwired programming at power-up
$<115$ fs rms broadband random jitter (see Figure 25)
Additive output jitter: 41 fs rms typical ( $\mathbf{1 2} \mathbf{~ k H z}$ to $\mathbf{2 0 ~ M H z ) ~}$
Excellent output-to-output isolation
Automatic synchronization of all outputs
Single 2.5 V/3.3 V power supply
Internal LDO (low drop-out) voltage regulator for enhanced power supply immunity
Phase offset select for output-to-output coarse delay adjust
3 programmable output logic levels, LVDS, HSTL, and CMOS
Serial control port (SPI/I ${ }^{2} \mathrm{C}$ ) or pin-programmable mode
Space-saving 24-lead LFCSP

## APPLICATIONS

Low jitter, low phase noise clock distribution
Clocking high speed ADCs, DACs, DDSs, DDCs, DUCs, MxFEs
High performance wireless transceivers
High performance instrumentation
Broadband infrastructure

## GENERAL DESCRIPTION

The AD9508 provides clock fanout capability in a design that emphasizes low jitter to maximize system performance. This device benefits applications like clocking data converters with demanding phase noise and low jitter requirements.

There are four independent differential clock outputs, each with various types of logic levels available. Available logic types include LVDS (1.65 GHz), HSTL (1.65 GHz), and 1.8 V CMOS ( 250 MHz ). In 1.8 V CMOS output mode, the differential output becomes two CMOS single-ended signals. The CMOS outputs are 1.8 V logic levels, regardless of the operating supply voltage.


Figure 1.

Each output has a programmable divider that can be bypassed or be set to divide by any integer up to 1024 . In addition, the AD9508 supports a coarse output phase adjustment between the outputs.

The device can also be pin programmed for various fixed configurations at power-up without the need for SPI or $\mathrm{I}^{2} \mathrm{C}$ programming.
The AD9508 is available in a 24 -lead LFCSP and operates from a either a single 2.5 V or 3.3 V supply. The temperature range is $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.

Rev. B
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

## TABLE OF CONTENTS

Features .....  1
Applications. ..... 1
Functional Block Diagram .....  1
General Description .....  1
Revision History ..... 2
Specifications ..... 3
Electrical Characteristics ..... 3
Power Supply Current and Temperature Conditions ..... 3
Clock Inputs and Output DC Specifications .....  4
Output Driver Timing Characteristics ..... 5
Logic Inputs ..... 6
Serial Port Specifications-SPI Mode ..... 6
Serial Port Specifications- $I^{2} \mathrm{C}$ Mode .....  7
External Resistor Values For Pin Strapping Mode .....  8
Clock Output Additive Phase Noise ..... 8
Clock Output Additive Time Jitter ..... 9
Absolute Maximum Ratings ..... 10
Thermal Characteristics ..... 10
ESD Caution ..... 10
Pin Configuration and Function Descriptions. ..... 11
Typical Performance Characteristics ..... 13
Test Circuits. ..... 19
Input/Output Termination Recommendations ..... 19
Terminology ..... 20
Theory of Operation ..... 21
Detailed Block Diagram ..... 21
Programming Mode Selection. ..... 21
REVISION HISTORY
10/13-Rev. A to Rev. B
Change to Figure 5 Caption ..... 13
Change to Figure 13 Caption ..... 14
Change to Figure 19 Caption ..... 15
Change to Individual Clock Channel Power-Down Section. ..... 23
Change to Write Section ..... 27
Changes to Table 27 ..... 34
Changes to Table 29 ..... 35
Changes to Table 31 ..... 36
Changes to Table 33 ..... 37
Clock Input ..... 21
Clock Outputs ..... 22
Clock Dividers ..... 23
Phase Delay Control ..... 23
Reset Modes ..... 23
Power-Down Mode ..... 23
Output Clock Synchronization. ..... 24
Power Supply ..... 24
Thermally Enhanced Package Mounting Guidelines ..... 24
Pin Strapping to Program on Power-Up ..... 25
Serial Control Port ..... 26
SPI/I $I^{2} \mathrm{C}$ Port Selection ..... 26
SPI Serial Port Operation ..... 26
$I^{2} \mathrm{C}$ Serial Port Operation ..... 29
Register Map ..... 32
Register Map Bit Descriptions ..... 33
Serial Port Configuration (Register 0x00) ..... 33
Silicon Revision (Register 0x0A to Register 0x0D) ..... 33
Chip Level Functions (Register 0x12 to Register 0x14) ..... 33
OUT0 Functions (Register 0x15 to Register 0x1A) ..... 34
OUT1 Functions (Register 0x1B to Register 0x20) ..... 35
OUT2 Functions (Register 0x21 to Register 0x26) ..... 36
OUT3 Functions (Register 0x27 to Register 0x2C) ..... 37
Packaging and Ordering Information ..... 39
Outline Dimensions ..... 39
Ordering Guide ..... 39
4/13-Rev. 0 to Rev. A
Changes to Table 9 .....  9
Changes to Figure 10 ..... 14
Changes to Figure 15 ..... 15
Changes to Figure 24 and Figure 26 ..... 16
Changes to Figure 27, Figure 29 to Figure 32 ..... 17
Changes to Figure 33. ..... 18
1/13—Revision 0: Initial Version

## SPECIFICATIONS

## ELECTRICAL CHARACTERISTICS

Typical values are given for $\mathrm{V}_{\mathrm{S}}=3.3 \mathrm{~V}$ and 2.5 V and $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$; minimum and maximum values are given over the full $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}+5 \%$ down to $2.5 \mathrm{~V}-5 \%$ and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ variation; and input slew rate $>1 \mathrm{~V} / \mathrm{ns}$, unless otherwise noted.
POWER SUPPLY CURRENT AND TEMPERATURE CONDITIONS
Table 1.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SUPPLY VOLTAGE | 2.375 | 2.5 | 3.465 | V | Use supply voltage setting ( 2.5 V or 3.3 V ) and appropriate current consumption configuration (see Current Consumption parameters in Table 1) to calculate total power dissipation |
| CURRENT CONSUMPTION |  |  |  |  |  |
| LVDS Configuration |  | 152 | 168 | mA | Input clock: 1500 MHz in differential mode, all LVDS output drivers at 1500 MHz |
|  |  | 122 | 134 | mA | Input clock: 800 MHz in differential mode, all LVDS output drivers at 200 MHz |
| HSTL Configuration |  | 182 | 200 | mA | Input clock: 1500 MHz in differential mode, all HSTL output drivers at 1500 MHz |
|  |  | 118 | 131 | mA | Input clock: 491.52 MHz in differential mode, all output drivers at 491.52 MHz |
|  |  | 92 | 101 | mA | Input clock: 122.88 MHz in differential mode, all output drivers at 122.88 MHz |
| CMOS Configuration |  | 141 | 185 | mA | Input clock: 1500 MHz in differential mode, all CMOS output drivers at $250 \mathrm{MHz}, 10 \mathrm{pF}$ load |
|  |  | 122 | 134 | mA | Input clock: 800 MHz in differential mode, all CMOS outputs drivers at $200 \mathrm{MHz}, 10 \mathrm{pF}$ load |
|  |  | 85 | 94 | $\mathrm{mA}$ | Input clock: 100 MHz in differential mode, all CMOS outputs drivers at $100 \mathrm{MHz}, 10 \mathrm{pF}$ load |
| Full Power-Down |  | 6 | 10 | mA |  |
| TEMPERATURE |  |  |  |  |  |
| Ambient Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | -40 | +25 | +85 | ${ }^{\circ} \mathrm{C}$ |  |
| Junction Temperature, $\mathrm{T}_{\text {J }}$ |  |  | 115 | ${ }^{\circ} \mathrm{C}$ | Junction temperatures above $115^{\circ} \mathrm{C}$ can degrade performance but no damage should occur, unless the absolute temperature is exceeded |

## CLOCK INPUTS AND OUTPUT DC SPECIFICATIONS

Table 2.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CLOCK INPUTS |  |  |  |  |  |  |
| Differential Mode |  |  |  |  |  |  |
| Input Frequency |  | 0 |  | 1650 | MHz | Differential input |
| Input Sensitivity |  | 360 |  | 2200 | mV p-p | As measured with a differential probe; jitter performance improves with higher slew rates (greater voltage swing) |
| Input Common-Mode Voltage | Vıcm | 0.95 | 1.05 | 1.15 | V | Input pins are internally self biased, which enables ac coupling |
| Input Voltage Offset |  |  | 30 |  | mV |  |
| DC-Coupled Input CommonMode Range | $V_{\text {CMR }}$ | 0.58 |  | 1.67 | V | This is the allowable common-mode voltage range when dc-coupled |
| Pulse Width |  |  |  |  |  |  |
| Low |  | 303 |  |  | ps |  |
| High |  | 303 |  |  | ps |  |
| Input Resistance (Differential) |  | 5.0 | 7 | 9 | $k \Omega$ |  |
| Input Capacitance | $\mathrm{Cl}_{1 \times}$ |  | 2 |  | pF |  |
| Input Bias Current (Each Pin) |  | 100 |  | 400 | $\mu \mathrm{A}$ | Full input swing |
| CMOS CLOCK MODE (SINGLE-ENDED) |  |  |  |  |  |  |
| Input Frequency |  |  |  | 250 | MHz |  |
| Input Voltage |  |  |  |  |  |  |
| High | $\mathrm{V}_{\mathrm{IH}}$ | VDD/2-0.15 |  |  | V |  |
| Low | $\mathrm{V}_{\text {IL }}$ |  |  | VDD/2 + 0.15 | V |  |
| Input Current |  |  |  |  |  |  |
| High | linh |  | 1 |  | $\mu \mathrm{A}$ |  |
| Low | lint |  | -142 |  | $\mu \mathrm{A}$ |  |
| Input Capacitance | $\mathrm{Cl}_{\text {IN }}$ |  | 2 |  | pF |  |
| LVDS CLOCK OUTPUTS |  |  |  |  |  | Termination $=100 \Omega$ differential (OUTx, $\overline{\text { OUTx }}$ ) |
| Output Frequency |  |  |  | 1650 | MHz |  |
| Output Voltage Differential | $V_{O D}$ | 247 | 375 | 454 | mV | $\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\mathrm{OL}}$ measurement across a differential pair at the default amplitude setting with output driver not toggling; see Figure 6 for variation over frequency |
| Delta $\mathrm{V}_{\text {OD }}$ | $\Delta \mathrm{V}_{\mathrm{OD}}$ |  |  | 50 | mV | This is the absolute value of the difference between Vod when the normal output is high vs. when the complementary output is high |
| Offset Voltage | Vos | 1.125 | 1.18 | 1.375 |  | $\left(\mathrm{V}_{\mathrm{OH}}+\mathrm{V}_{\mathrm{OL}}\right) / 2$ across a differential pair |
| Delta Vos | $\Delta \mathrm{V}$ os |  |  | 50 | mV | This is the absolute value of the difference between $\mathrm{V}_{\text {os }}$ when the normal output is high vs. when the complementary output is high |
| Short-Circuit Current | $\mathrm{I}_{\mathrm{s}} \mathrm{A}, \mathrm{I}_{\mathrm{s}} \mathrm{B}$ |  | 13.6 | 24 | mA | Each pin (output shorted to GND) |
| LVDS Duty Cycle |  | 45 |  | 55 | \% | Up to 750 MHz input |
|  |  | 39 |  | 61 | \% | 750 MHz to 1500 MHz input |
|  |  |  | 50.1 |  | \% | 1650 MHz input |
| HSTL CLOCK OUTPUTS |  |  |  |  |  | $100 \Omega$ across differential pair; default amplitude setting |
| Output Frequency |  |  |  | 1650 | MHz |  |
| Differential Output Voltage | Vo | 859 | 925 | 978 | mV | $\mathrm{V}_{\mathrm{OH}}-\mathrm{V}_{\text {OL }}$ with output driver static |
| Common-Mode Output Voltage | Vocm | 905 | 940 | 971 | mV | $\left(\mathrm{V}\right.$ OH $+\mathrm{V}_{\mathrm{L}}$ )/2 with output driver static |
| HSTL Duty Cycle |  | 45 |  | 55 | \% | Up to 750 MHz input |
|  |  | 40 |  | 60 | \% | 750 MHz to 1500 MHz input |
|  |  |  | 50.9 |  | \% | 1650 MHz input |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CMOS CLOCK OUTPUTS |  |  |  |  |  | Single-ended; termination = open; OUTx and OUTx in phase |
| Output Frequency |  |  |  | 250 | MHz | With 10 pF load per output, see Figure 14 for swing vs. frequency |
| Output Voltage |  |  |  |  |  |  |
| At 1 mA Load |  |  |  |  |  |  |
| High | Vor | 1.7 |  |  | V |  |
| Low | Vol |  |  | 0.1 | V |  |
| At 10 mA load |  |  |  |  |  |  |
| High | $\mathrm{V}_{\text {OH }}$ | 1.2 |  |  | V |  |
| Low | Vol |  |  | 0.6 | V |  |
| At 10 mA Load ( $2 \times$ CMOS Mode) |  |  |  |  |  |  |
| High | $\mathrm{V}_{\text {OH }}$ | 1.45 |  |  | V |  |
| Low | Vol |  |  | 0.35 | V |  |
| CMOS Duty Cycle |  | 45 |  | 55 | \% | Up to 250 MHz |

## OUTPUT DRIVER TIMING CHARACTERISTICS

Table 3.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS OUTPUTS <br> Output Rise/Fall Time <br> Propagation Delay, Clock-to-LVDS Output <br> Temperature Coefficient <br> Output Skew ${ }^{1}$ <br> All LVDS Outputs <br> On the Same Part <br> Across Multiple Parts | $\begin{aligned} & \mathrm{t}_{\mathrm{R}_{1}} \mathrm{t}_{\mathrm{F}} \\ & \mathrm{t}_{\mathrm{PD}} \end{aligned}$ | 1.56 | $\begin{aligned} & 152 \\ & 2.01 \\ & 2.8 \end{aligned}$ | $\begin{array}{r} 177 \\ 2.43 \\ \\ 48 \\ 781 \end{array}$ | ps <br> ns $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ <br> ps <br> ps | Termination $=100 \Omega$ differential, $1 \times$ LVDS $20 \%$ to $80 \%$ measured differentially <br> Assumes same temperature and supply; takes into account worst-case propagation delay delta due to worst-case process variation |
| HSTL OUTPUTS <br> Output Rise/Fall Time <br> Propagation Delay, Clock-to-HSTL Output <br> Temperature Coefficient <br> Output Skew ${ }^{1}$ <br> All HSTL Outputs <br> On the Same Part <br> Across Multiple Parts | $\begin{aligned} & \mathrm{t}_{\mathrm{R}, \mathrm{t}} \mathrm{t}^{2} \\ & \mathrm{t}_{\mathrm{PD}} \end{aligned}$ | 1.59 | $\begin{aligned} & 118 \\ & 2.05 \\ & 2.9 \end{aligned}$ | $\begin{aligned} & 143 \\ & 2.5 \end{aligned}$ | ps <br> ns $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ <br> ps <br> ps | Termination $=100 \Omega$ differential, $1 \times$ HSTL $20 \%$ to $80 \%$ measured differentially <br> Assumes same temperature and supply; takes into account worst-case propagation delay delta due to worst-case process variation |
| CMOS OUTPUTS <br> Output Rise/Fall Time <br> Propagation Delay, Clock-to-CMOS Output <br> Temperature Coefficient <br> Output Skew ${ }^{1}$ <br> All CMOS Outputs <br> On the Same Part <br> Across Multiple Parts | $\begin{aligned} & \mathrm{t}_{\mathrm{R}} \mathrm{t}_{\mathrm{F}} \\ & \mathrm{t}_{\mathrm{PD}} \end{aligned}$ | 2.04 | $\begin{aligned} & 1.18 \\ & 2.56 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 1.45 \\ & 3.07 \\ & \\ & \\ & 112 \\ & 965 \end{aligned}$ | ns <br> ns $\mathrm{ps} /{ }^{\circ} \mathrm{C}$ <br> ps <br> ps | $\begin{aligned} & 20 \% \text { to } 80 \% ; \mathrm{C}_{\text {LOAD }}=10 \mathrm{pF} \\ & 10 \mathrm{pF} \text { load } \end{aligned}$ <br> Assumes same temperature and supply; takes into account worst-case propagation delay delta due to worstcase process variation |


| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| OUTPUT LOGIC SKEW |  |  |  |  |  |  |
| $\quad$ LVDS Output(s) and HSTL Output(s) |  |  | 77 | 119 | ps | CMOS load $=10$ pF and LVDS load $=100 \Omega$ <br> Outputs on the same device; assumes <br> worst-case output combination |
| LVDS Output(s) and CMOS Output(s) |  |  | 497 | 700 | ps | Outputs on the same device; assumes <br> worst-case output combination <br> Outputs on the same device; assumes <br> worst-case output combination |

${ }^{1}$ Output skew is the difference between any two similar delay paths while operating at the same voltage and temperature.

## LOGIC INPUTS

Table 4.

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LOGIC INPUTS $\overline{\text { RESET, }} \overline{\text { SYNC, }}$ IN_SEL |  |  |  |  |  |  |
| Input Voltage |  |  |  |  |  |  |
| High | $\mathrm{V}_{\text {IH }}$ | 1.7 |  |  | V | 2.5 V supply voltage operation |
|  |  | 2.0 |  |  | V | 3.3 V supply voltage operation |
| Low | VIL |  |  | 0.7 | V | 2.5 V supply voltage operation |
|  |  |  |  | 0.8 | V | 3.3 V supply voltage operation |
| Input Current | IInh, IInL | -300 |  | +100 | $\mu \mathrm{A}$ |  |
| Input Capacitance | CIN |  | 2 |  | pF |  |

## SERIAL PORT SPECIFICATIONS—SPI MODE

Table 5.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\overline{\overline{C S}}$ |  |  |  |  | SCLK has a $200 \mathrm{k} \Omega$ internal pull-down resistor |
| Input Voltage |  |  |  |  |  |
| Logic 1 | VDD-0.4 |  |  | V |  |
| Logic 0 |  |  | 0.4 | V |  |
| Input Current |  |  |  |  |  |
| Logic 1 |  | -4 |  | $\mu \mathrm{A}$ |  |
| Logic 0 |  | -85 |  | $\mu \mathrm{A}$ |  |
| Input Capacitance |  | 2 |  | $\mu \mathrm{A}$ |  |
| SCLK |  |  |  |  |  |
| Input Voltage |  |  |  |  |  |
| Logic 1 | VDD-0.4 |  |  | V |  |
| Logic 0 |  |  | 0.4 | V |  |
| Input Current |  |  |  |  |  |
| Logic 1 |  | 70 |  | $\mu \mathrm{A}$ |  |
| Logic 0 |  | 13 |  | $\mu \mathrm{A}$ |  |
| Input Capacitance |  | 2 |  | pF |  |
| SDIO |  |  |  |  |  |
| As Input |  |  |  |  |  |
| Input Voltage |  |  |  |  |  |
| Logic 1 | VDD-0.4 |  |  | V |  |
| Logic 0 |  |  | 0.4 | V |  |
| Input Current |  |  |  |  |  |
| Logic 1 |  | -1 |  | $\mu \mathrm{A}$ |  |
| Logic 0 |  | -1 |  | $\mu \mathrm{A}$ |  |
| Input Capacitance |  | 2 |  | pF |  |


| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| As Output Output Voltage Logic 1 Logic 0 | VDD - 0.4 |  | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | 1 mA load current <br> 1 mA load current |
| SDO <br> Output Voltage Logic 1 Logic 0 | VDD - 0.4 |  | 0.4 | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \end{aligned}$ | 1 mA load current 1 mA load current |
| TIMING <br> SCLK <br> Clock Rate, 1/tclk <br> Pulse Width High, thigh <br> Pulse Width Low, toow <br> SDIO to SCLK Setup, tos <br> SCLK to SDIO Hold, toh <br> SCLK to Valid SDIO and SDO, tov <br> $\overline{\mathrm{CS}}$ to SCLK Setup ( $\mathrm{t}_{\mathrm{s}}$ ) <br> $\overline{\mathrm{CS}}$ to SCLK Hold (tc) <br> $\overline{\mathrm{CS}}$ Minimum Pulse Width High | $\begin{aligned} & 4.6 \\ & 3.5 \\ & 2.9 \\ & 0 \\ & 3.4 \\ & 0 \\ & 3.4 \end{aligned}$ |  | 30 15 | MHz <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns <br> ns |  |

## SERIAL PORT SPECIFICATIONS—1²C MODE

Table 6.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| SDA, SCL (AS INPUT) |  |  |  |  |  |
| Input Voltage |  |  |  |  |  |
| Logic 1 | VDD - 0.4 |  |  | V |  |
| Logic 0 |  |  | 0.4 | V |  |
| Input Current | -40 |  | 0 | $\mu \mathrm{A}$ | For $\mathrm{V}_{\mathbb{I}}=10 \%$ to $90 \%$ DVDD3 |
| Hysteresis of Schmitt Trigger Inputs | 150 |  |  | mV |  |
| SDA (AS OUTPUT) |  |  |  |  |  |
| Output Logic 0 Voltage |  |  | 0.4 | V | $\mathrm{l}_{0}=3 \mathrm{~mA}$ |
| Output Fall Time from $\mathrm{V}_{\mathrm{HH}_{\text {(MIN }}}$ to $\mathrm{V}_{\text {IL(MAX }}$ |  |  | 250 | ns | $10 \mathrm{pF} \leq \mathrm{C}_{\mathrm{b}} \leq 400 \mathrm{pF}$ |
| TIMING |  |  |  |  |  |
| SCL Clock Rate |  |  | 400 | kHz |  |
| Bus-Free Time Between a Stop and Start Condition, tbuF | 1.3 |  |  | $\mu \mathrm{s}$ |  |
| Repeated Start Condition Setup Time, tsu; sTA |  |  | 0.6 | $\mu \mathrm{s}$ |  |
| Repeated Hold Time Start Condition, $\mathrm{thd} ;$ STA $^{\text {d }}$ | 0.6 |  |  | $\mu \mathrm{s}$ | After this period, the first clock pulse is generated |
| Stop Condition Setup Time, ${ }_{\text {tsu; sto }}$ | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| Low Period of the SCL Clock, tıow | 1.3 |  |  | $\mu \mathrm{s}$ |  |
| High Period of the SCL Clock, thigh | 0.6 |  |  | $\mu \mathrm{s}$ |  |
| Data Setup Time, tsu; DAT | 100 |  |  | ns |  |
| Data Hold Time, $\mathrm{thd}_{\text {d }}$ dat | 0 |  | 0.9 | $\mu \mathrm{s}$ |  |

## EXTERNAL RESISTOR VALUES FOR PIN STRAPPING MODE

Table 7.

| Parameter | Resistor Polarity | Min | Typ $\quad$ Max | Unit | Test Conditions/Comments |
| :--- | :--- | :---: | :--- | :--- | :--- |
| EXTERNAL RESISTORS |  |  |  | Using 10\% tolerance resistor |  |
| Voltage Level 0 | Pull down to ground |  | 820 |  |  |
| Voltage Level 1 | Pull down to ground | 1.8 |  |  |  |
| Voltage Level 2 | Pull down to ground | 3.9 |  |  |  |
| Voltage Level 3 | Pull down to ground | 8.2 | $\mathrm{k} \Omega$ |  |  |
| Voltage Level 4 | Pull up to VDD | 820 | $\Omega$ |  |  |
| Voltage Level 5 | Pull up to VDD | 1.8 | $\mathrm{k} \Omega$ |  |  |
| Voltage Level 6 | Pull up to VDD |  | 3.9 | $\mathrm{k} \Omega$ |  |
| Voltage Level 7 | Pull up to VDD | 8.2 | $\mathrm{k} \Omega$ |  |  |

## CLOCK OUTPUT ADDITIVE PHASE NOISE

Table 8.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CLK-TO-HSTL OR LVDS ADDITIVE PHASE NOISE CLK $=1474.56 \mathrm{MHz}$, OUTx $=1474.56 \mathrm{MHz}$ <br> Divide Ratio $=1$ <br> At 10 Hz Offset <br> At 100 Hz Offset <br> At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset <br> At 100 MHz Offset |  | $\begin{aligned} & -88 \\ & -100 \\ & -109 \\ & -116 \\ & -135 \\ & -144 \\ & -148 \\ & -149 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | Input slew rate > $1 \mathrm{~V} / \mathrm{ns}$ |
| CLK-TO-HSTL OR LVDS or CMOS ADDITIVE PHASE NOISE CLK $=625 \mathrm{MHz}$, OUTx $=125 \mathrm{MHz}$ <br> Divide Ratio = 5 <br> At 10 Hz Offset <br> At 100 Hz Offset <br> At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset <br> At 20 MHz Offset |  | $\begin{aligned} & -114 \\ & -125 \\ & -133 \\ & -141 \\ & -159 \\ & -162 \\ & -163 \\ & -163 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | Input slew rate > $1 \mathrm{~V} / \mathrm{ns}$ |
| CLK-TO-HSTL OR LVDS ADDITIVE PHASE NOISE CLK $=491.52 \mathrm{MHz}$, OUTx $=491.52 \mathrm{MHz}$ <br> Divide Ratio = 1 <br> At 10 Hz Offset <br> At 100 Hz Offset <br> At 1 kHz Offset <br> At 10 kHz Offset <br> At 100 kHz Offset <br> At 1 MHz Offset <br> At 10 MHz Offset <br> At 20 MHz Offset |  | $\begin{aligned} & -100 \\ & -111 \\ & -120 \\ & -127 \\ & -146 \\ & -153 \\ & -153 \\ & -153 \end{aligned}$ |  | $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ <br> $\mathrm{dBc} / \mathrm{Hz}$ | Input slew rate > $1 \mathrm{~V} / \mathrm{ns}$ |

## CLOCK OUTPUT ADDITIVE TIME JITTER

Table 9.

| Parameter | Min | Typ | Max | Unit | Test Conditions/Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS OUTPUT ADDITIVE TIME JITTER |  |  |  |  |  |
| CLK $=622.08 \mathrm{MHz}$, Outputs $=622.08 \mathrm{MHz}$ |  | 41 |  | fs rms | $\mathrm{BW}=12 \mathrm{kHz}$ to 20 MHz |
|  |  | 70 |  | fs rms | $\mathrm{BW}=20 \mathrm{kHz}$ to 80 MHz |
|  |  | 69 |  | fs rms | $\mathrm{BW}=50 \mathrm{kHz}$ to 80 MHz |
| CLK $=622.08 \mathrm{MHz}$, Outputs $=155.52 \mathrm{MHz}$ |  | 93 |  | fs rms | $\mathrm{BW}=12 \mathrm{kHz}$ to 20 MHz |
|  |  | 144 |  | fs rms | $\mathrm{BW}=20 \mathrm{kHz}$ to 80 MHz |
|  |  | 142 |  | fs rms | $\mathrm{BW}=50 \mathrm{kHz}$ to 80 MHz |
| CLK $=125 \mathrm{MHz}$, Outputs $=125 \mathrm{MHz}$ |  | 105 |  | fs rms | $\mathrm{BW}=12 \mathrm{kHz}$ to 20 MHz |
|  |  | 209 |  | fs rms | $\mathrm{BW}=20 \mathrm{kHz}$ to 80 MHz |
|  |  | 206 |  | fs rms | $\mathrm{BW}=50 \mathrm{kHz}$ to 80 MHz |
| CLK $=400 \mathrm{MHz}$, Outputs $=50 \mathrm{MHz}$ |  | 184 |  | fs rms | $\mathrm{BW}=12 \mathrm{kHz}$ to 20 MHz |
| HSTL OUTPUT ADDITIVE TIME JITTER |  |  |  |  |  |
| CLK $=622.08 \mathrm{MHz}$, Outputs $=622.08 \mathrm{MHz}$ |  | 41 |  | fs rms | $\mathrm{BW}=12 \mathrm{kHz}$ to 20 MHz |
|  |  | 56 |  | fs rms | $\mathrm{BW}=100 \mathrm{~Hz}$ to 20 MHz |
| CLK $=622.08 \mathrm{MHz}$, Outputs $=155.52 \mathrm{MHz}$ |  | 72 |  | fs rms | BW $=20 \mathrm{kHz}$ to 80 MHz |
|  |  | 70 |  | fs rms | $\mathrm{BW}=50 \mathrm{kHz}$ to 80 MHz |
|  |  | 76 |  | fs rms | $\mathrm{BW}=12 \mathrm{kHz}$ to 20 MHz |
|  |  | 87 |  | fs rms | $\mathrm{BW}=100 \mathrm{~Hz}$ to 20 MHz |
|  |  | 158 |  | fs rms | $\mathrm{BW}=20 \mathrm{kHz}$ to 80 MHz |
|  |  | 156 |  | fs rms | $\mathrm{BW}=50 \mathrm{kHz}$ to 80 MHz |
| CMOS OUTPUT ADDITIVE TIME JITTER |  |  |  |  |  |
| CLK $=100 \mathrm{MHz}$, Outputs $=100 \mathrm{MHz}$ |  | 91 |  | fs rms | $\mathrm{BW}=12 \mathrm{kHz}$ to 20 MHz |

## ABSOLUTE MAXIMUM RATINGS

Table 10.

| Parameter | Rating |
| :--- | :--- |
| Supply Voltage (VDD) | 3.6 V |
| Maximum Digital Input Voltage | -0.5 V to VDD +0.5 V |
| CLK and $\overline{\mathrm{CLK}}$ | -0.5 V to VDD +0.5 V |
| Maximum Digital Output Voltage | -0.5 V to VDD +0.5 V |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature Range | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Lead Temperature (Soldering 10 sec$)$ | $300^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

The following equation determines the junction temperature on the application PCB:

$$
T_{J}=T_{C A S E}+\left(\Psi_{J T} \times P_{D}\right)
$$

where:
$T_{J}$ is the junction temperature ( ${ }^{\circ} \mathrm{C}$ ).
$T_{\text {CASE }}$ is the case temperature $\left({ }^{\circ} \mathrm{C}\right)$ measured by the customer at the top center of the package.
$\Psi_{J T}$ is the value as indicated in Table 11.
$P_{D}$ is the power dissipation.
Values of $\theta_{\text {JA }}$ are provided for package comparison and PCB design considerations. $\theta_{\mathrm{JA}}$ can be used for a first-order approximation of $\mathrm{T}_{\mathrm{J}}$ by the following equation:

$$
T_{J}=T_{A}+\left(\theta_{I A} \times P_{D}\right)
$$

where $T_{A}$ is the ambient temperature $\left({ }^{\circ} \mathrm{C}\right)$.

Values of $\theta_{\mathrm{JC}}$ are provided for package comparison and PCB design considerations when an external heat sink is required.

Values of $\theta_{\mathrm{JB}}$ are provided for package comparison and PCB design considerations.

## THERMAL CHARACTERISTICS

Thermal characteristics established using JEDEC51-7 and JEDEC51-5 2S2P test boards.

Table 11. Thermal Characteristics, 24-Lead LFCSP

|  | Thermal Characteristic <br> (JEDEC51-7 and JEDEC51-5 2S2P <br> Test Boards ${ }^{1}$ ) | Value $^{2}$ | Unit |
| :--- | :--- | :--- | :--- |
| $\theta_{\text {JA }}$ | Junction-to-ambient thermal <br> resistance per JEDEC JESD51-2 (still <br> air) <br> Junction-to-ambient thermal <br> resistance, 1.0 m/sec airflow per <br> JEDEC JESD51-6 (moving air) | 43.5 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JMA }}$ | Junction-to-ambient thermal <br> resistance, 2.5 m/sec airflow per <br> JEDEC JESD51-6 (moving air) <br> $\theta_{\text {JB }}$ | Junction-to-board thermal <br> resistance per JEDEC JESD51-8 (still <br> air) <br> Junction-to-case thermal resistance <br> (die-to-heat sink) per MIL-STD-883, <br> Method 1012.1 <br> Junction-to-top-of-package <br> characterization parameter per <br> JEDEC JESD51-2 (still air) | 7.1 |

${ }^{1}$ The exposed pad on the bottom of the package must be soldered to ground (VSS) to achieve the specified thermal performance.
${ }^{2}$ Results are from simulations. The PCB is a JEDEC multilayer type. Thermal performance for actual applications requires careful inspection of the conditions in the application to determine if they are similar to those assumed in these calculations.

## ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 2. Pin Configuration
Table 12. Pin Function Descriptions

| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 1 | $\overline{\mathrm{CS}} / \mathrm{S} 2$ | Chip Select/Pin Programming. Multipurpose pin. This pin is controlled by the PROG_SEL pin. Chip Select $(\overline{\mathrm{CS}})$ is an active logic low CMOS input used in the SPI operation mode. When programming a device via SPI mode, $\overline{C S}$ must be held low. In systems where more than one AD9508 is present, this pin enables individual programming of each AD9508. In pin programming mode, this pin becomes S2. In this mode, S 2 is hard wired with a resistor to either VDD or ground. The resistor value and resistor biasing determine the channel divider value for the outputs on Pin 11 and Pin 12. See the Pin Strapping to Program on Power-Up section for more details. |
| 2 | OUTO | LVDS/HSTL Differential Output or Single-Ended CMOS Output. |
| 3 | OUTO | Complementary LVDS/HSTL Differential Output or Single-Ended CMOS Output. |
| 4 | SDO/S3 | Serial Data Output/Pin Programming. Multipurpose pin. This pin is controlled by the PROG_SEL pin. SDO is configured as an output to read back the internal register settings in SPI mode operation. In pin programming mode, this pin becomes S 3 , which is hard wired with a resistor to either VDD or ground. The resistor value and resistor biasing determine the channel divider value for the outputs on Pin 16 and Pin 17. See the Pin Strapping to Program on Power-Up section for more details. |
| 5 | EXT_CAPO | Node for External Decoupling Capacitor for LDO. Tie this pin to a $0.47 \mu \mathrm{~F}$ capacitor to ground. |
| 6 | VDD | Power Supply (2.5 V or 3.3 V Operation). |
| 7 | OUT1 | LVDS/HSTL Differential Output or Single-Ended CMOS Output. |
| 8 | $\overline{\text { OUT1 }}$ | Complementary LVDS/HSTL Differential Output or Single-Ended CMOS Output. |
| 9 | S4 | Pin Programming. Use this pin in pin programming mode only. The PROG_SEL pin determines which programming mode is used. In pin programming mode, S 4 is hardwired with a resistor to either VDD or ground. The resistor value and resistor biasing determine the output logic levels used for the outputs on Pin 2, Pin 3, Pin 7, and Pin 8. See the Pin Strapping to Program on Power-Up section for more details. |
| 10 | S5 | Pin Programming. Use this pin in pin programming mode only. The PROG_SEL pin determines which programming mode is used. In pin programming mode, S 5 is hardwired with a resistor to either VDD or ground. The resistor value and resistor biasing determine the output logic levels used for the outputs on Pin 11, Pin 12, Pin 16, and Pin 17. See the Pin Strapping to Program on Power-Up section for more details. |
| 11 | OUT2 | LVDS/HSTL Differential Output or Single-Ended CMOS Output. |
| 12 | $\overline{\text { OUT2 }}$ | Complementary LVDS/HSTL Differential Output or Single-Ended CMOS Output. |
| 13 | VDD | Power Supply (2.5 V or 3.3 V Operation). |
| 14 | EXT_CAP1 | Node for External Decoupling Capacitor for LDO. Tie this pin to a $0.47 \mu \mathrm{~F}$ capacitor to ground. |
| 15 | PROG_SEL | Three-State CMOS Input. Pin 15 selects the type of device programming interface to be used (SPI, $I^{2} \mathrm{C}$, or pin programming). |
| 16 | OUT3 | LVDS/HSTL Differential Output or Single-Ended CMOS Output. |
| 17 | $\overline{\text { OUT3 }}$ | Complementary LVDS/HSTL Differential Output or Single-Ended CMOS Output. |


| Pin No. | Mnemonic | Description |
| :---: | :---: | :---: |
| 18 | $\overline{\text { RESET }}$ | CMOS Input. Device Reset. When this active low pin is asserted, the internal register settings enter their default state after the $\overline{\text { RESET }}$ is released. Note that $\overline{\text { RESET }}$ also serves as a power-down of the device while an active low signal is applied to the pin. The $\overline{\text { RESET }}$ pin has an internal $24 \mathrm{k} \Omega$ pull-up resistor. |
| 19 | SCLK/SCL/S0 | Serial Programming Clock/Data Clock/Programming Pin. Multipurpose pin controlled by the PROG_SEL pin used for serial programming clock (SCLK) in SPI mode or data clock (SCL) for serial programming in $I^{2} \mathrm{C}$ Mode. The PROG_SEL pin determines which programming mode is used. In pin programming mode, this pin becomes SO . In this mode, SO is hardwired with a resistor to either VDD or ground. The resistor value and resistor biasing determine the channel divider values for the outputs on Pin 2 and Pin 3. See the Pin Strapping to Program on Power-Up section for more details. |
| 20 | $\overline{\text { SYNC }}$ | Clock Synchronization. When this pin is active low, the output drivers are held static and then synchronized on a low-to-high transition of this pin. The $\overline{\text { SYNC }}$ pin has an internal $24 \mathrm{k} \Omega$ pull-up resistor. |
| 21 | CLK | Differential Clock Input or Single-Ended CMOS Input. Whether this pin serves as the differential clock input or the single-ended CMOS input depends on the logic state of the IN_SEL pin. |
| 22 | $\overline{\text { CLK }}$ | Complementary Differential Clock Input. |
| 23 | IN_SEL | CMOS Input. A logic high configures the CLK and $\overline{C L K}$ inputs for a differential input signal. A logic low configures the input for single-ended CMOS applied to the CLK pin. AC-couple the unused $\overline{\text { CLK }}$ to ground with a $0.1 \mu \mathrm{~F}$ capacitor. |
| 24 | SDIO/SDA/S1 | Serial Data Input and Output (SPI)/Serial Data $\left(I^{2} C\right) /$ Pin Programming. Pin 24 is a multipurpose input controlled by the PROG_SEL pin used for SPI (SDIO), ${ }^{2} \mathrm{C}$ (SDA), and pin strapping modes (S1). When the device is in 4 -wire SPI mode, data is written via SDIO. In 3-wire mode, both data reads and writes occur on this pin. There is no internal pull-up/pull-down resistor on this pin. In $I^{2} \mathrm{C}$ mode, SDA serves as the serial data pin. The PROG_SEL pin determines which programming mode is used. In pin programming mode, this pin becomes S 1 . In this mode, S 1 is hardwired with a resistor to either VDD or ground. The resistor value and resistor biasing determine the channel divider values for the outputs on Pin 7 and Pin 8. See the Pin Strapping to Program on Power-Up section for more details. |
|  | EP | Exposed Pad. The exposed die pad must be connected to ground (VSS). |

## TYPICAL PERFORMANCE CHARACTERISTICS



Figure 3. LVDS Differential Output Waveform at 800 MHz


Figure 4. LVDS Differential Output Waveform at 156.25 MHz


Figure 5. Power Supply Current vs. Input Frequency and Number of Outputs Used, LVDS


Figure 6. LVDS Differential Output Swing vs. Frequency


Figure 7. LVDS Differential Output Swing vs. Power Supply Voltage


Figure 8. LVDS Propagation Delay vs. Input Differential Voltage


Figure 9. LVDS Propagation Delay vs. Input Common-Mode Voltage


Figure 10. LVDS Output Duty Cycle vs. Output Frequency


Figure 11. CMOS Output Waveform at 200 MHz with 10 pF Load


Figure 12. CMOS Output Waveform at 50 MHz with 10 pF Load


Figure 13. Power Supply Current vs. Input Frequency vs. Number of Outputs Used, CMOS


Figure 14. CMOS Output Swing vs. Frequency and Resistive Load


Figure 15. CMOS Output Swing vs. Frequency and Temperature (10 pF Load)


Figure 16. CMOS Output Swing vs. Frequency and Capacitive Load ( $2 p F, 5 p F, 10 p F, 20 p F$ )


Figure 17. HSTL Differential Output Waveform at 800 MHz


Figure 18. HSTL Differential Output Waveform at 156.25 MHz


Figure 19. Power Supply Current vs. Input Frequency and Number of Outputs Used, HSTL


Figure 20. HSTL Differential Output Swing vs. Frequency


Figure 21. HSTL Differential Output Swing vs. Power Supply Voltage


Figure 22. HSTL Propagation Delay vs. Input Differential Voltage


Figure 23. HSTL Propagation Delay vs. Input Common-Mode Voltage


Figure 24. HSTL Output Duty Cycle vs. Output Frequency


Figure 25. Additive Broadband Jitter vs. Input Slew Rate, LVDS, HSTL (Calculated from SNR of ADC Method)


Figure 26. Absolute Phase Noise in HSTL Mode with Clock Input at 622.08 MHz and Outputs $=622.08 \mathrm{MHz}, 311.04 \mathrm{MHz}, 155.52 \mathrm{MHz}$


Figure 27. Absolute Phase Noise in LVDS Mode with Clock Input at 622.08 MHz and Outputs $=622.08 \mathrm{MHz}, 311.04 \mathrm{MHz}, 155.52 \mathrm{MHz}$


Figure 28. Absolute Phase Noise of Clock Source at 622.08 MHz


Figure 29. Additive Phase Noise with Clock Input $=1474.56$ MHz with HSTL Outputs $=1474.76 \mathrm{MHz}$


Figure 30. Additive Phase Noise with Clock Input $=1500$ MHz with HSTL Outputs $=100 \mathrm{MHz}$


Figure 31. Additive Phase Noise with Clock Input $=622.08 \mathrm{MHz}$ with HSTL Outputs $=155.52 \mathrm{MHz}$


Figure 32. Additive Phase Noise with Clock Input $=622.08 \mathrm{MHz}$ with LVDS Outputs $=622.08 \mathrm{MHz}$


Figure 33. Additive Phase Noise with Clock Input $=100 \mathrm{MHz}$ with CMOS Outputs $=100 \mathrm{MHz}$

## TEST CIRCUITS

## INPUT/OUTPUT TERMINATION RECOMMENDATIONS



Figure 34. Typical AC-Coupled or DC-Coupled LVDS or HSTL Configurations


Figure 35. Typical AC-Coupled or DC-Coupled CML Configurations


Figure 36. Typical AC-Coupled or DC-Coupled LVPECL Configurations


Figure 37. Typical 1.8 V CMOS Configurations for Short Trace Lengths


Figure 38. AC-Coupled LVDS or HSTL Output Driver (100 ת Resistor Can Go on Either Side of Decoupling Capacitors Placed As Close As Possible To The Destination Receiver)


Figure 39. DC-Coupled LVDS or HSTL Output Driver


Figure 40. Interfacing the HSTL Driver to a 3.3 V LVPECL Input (This method incorporates impedance matching and dc biasing for bipolar LVPECL receivers. If the receiver is self-biased, the termination scheme shown in Figure 38 is recommended.)

## TERMINOLOGY

## Phase Jitter and Phase Noise

An ideal sine wave can be thought of as having a continuous and an even progression phase with time from 0 degrees to 360 degrees for each cycle. Actual signals, however, display a certain amount of variation from ideal phase progression over time. This phenomenon is phase jitter. Although many causes can contribute to phase jitter, one major cause is random noise, characterized statistically as being Gaussian (normal) in distribution.

Phase jitter leads to a spreading out of the energy of the sine wave in the frequency domain, producing a continuous power spectrum. This power spectrum is usually reported as a series of values whose units are $\mathrm{dBc} / \mathrm{Hz}$ at a given offset in frequency from the sine wave (carrier). The value is a ratio (expressed in $\mathrm{dB})$ of the power contained within a 1 Hz bandwidth with respect to the power at the carrier frequency. For each measurement, the offset from the carrier frequency is also given.
It is meaningful to integrate the total power contained within some interval of offset frequencies (for example, 10 kHz to 10 MHz ). This is called the integrated phase noise over that frequency offset interval and can be readily related to the time jitter due to the phase noise contained within that offset frequency interval.
Phase noise has a detrimental effect on the performance of ADCs, DACs, and RF mixers. It lowers the achievable dynamic range of the converters and mixers, although they are affected in somewhat different ways.

## Time Jitter

Phase noise is a frequency domain phenomenon. In the time domain, the same effect is exhibited as with time jitter. When observing a sine wave, the time of successive zero crossings
varies. In a square wave, the time jitter is a displacement of the edges from their ideal (regular) times of occurrence. In both cases, the variations in timing from the ideal are the time jitter. Because these variations are random in nature, the time jitter is specified in units of seconds root mean square (rms) or one sigma of the Gaussian distribution.
Time jitter that occurs on a sampling clock for a DAC or an ADC decreases the SNR and dynamic range of the converter. A sampling clock with the lowest possible jitter provides the highest performance from a given converter.

## Additive Phase Noise

Additive phase noise is the amount of phase noise that is attributable only to the device or subsystem being measured. The residual phase noise system makes use of two devices operating in perfect quadrature. The correlated noise of any external components common to both devices (such as clock sources) is not present. This makes it possible to predict the degree to which the device is going to affect the total system phase noise when used in conjunction with the various oscillators and clock sources, each of which contribute their own phase noise to the total. In many cases, the phase noise of one element dominates the system phase noise.

## Additive Time Jitter

Additive time jitter refers to the amount of time jitter that is attributable to the device or subsystem being measured. It is calculated by integrating the additive phase noise over a specific range. This makes it possible to predict the degree to which the device is going to impact the total system time jitter when used in conjunction with the various oscillators and clock sources, each of which contribute their own time jitter to the total. In many cases, the time jitter of the external oscillators and clock sources dominates the system time jitter.

## THEORY OF OPERATION

## DETAILED BLOCK DIAGRAM



Figure 41. Detailed Block Diagram

The AD9508 accepts either a differential input clock applied to the CLK and $\overline{\text { CLK }}$ pins or a single-ended 1.8 V CMOS clock applied to the CLK pin. The input clock signal is sent to the clock distribution section, which has programmable dividers and phase offset adjustment. The clock distribution section operates at speeds of up to 1650 MHz .
The divider range under SPI or $\mathrm{I}^{2} \mathrm{C}$ control ranges from 1 to divide-by-1024 and the phase offset adjustment is equipped with 11 bits of resolution. However, in pin programming mode, the divider range is limited to a maximum divide-by- 16 and there is no phase offset adjustment available.

The outputs can be configured to as many as four LVDS/HSTL differential outputs or as many as eight 1.8 V CMOS singleended outputs. In addition, the output current for the different outputs is adjustable for output drive strength.
The device can be powered with either a 3.3 V or 2.5 V external supply; however, the internal supply on the chip runs off an internal 1.8 V LDO, delivering high performance with minimal power consumption.

## PROGRAMMING MODE SELECTION

The AD9508 supports both SPI and $\mathrm{I}^{2} \mathrm{C}$ protocols, and a pin strapping option to program the device. The active interface depends on the logic state of the PROG_SEL pin. See Table 13 for programming mode selections. See the Serial Control Port and Pin Strapping to Program on Power-Up sections for more detailed information.

Table 13. SPI/I ${ }^{2} \mathrm{C} /$ Pin Serial Port Setup

| PROG_SEL | SPI $/ \mathbf{I}^{2} \mathbf{C} /$ Pin |
| :--- | :--- |
| Float | SPI |
| Logic 0 | $I^{2} \mathrm{C}$ |
| Logic 1 | Pin programming control |

## CLOCK INPUT

The IN_SEL pin controls the desired input clock configuration. When the IN_SEL pin is set for single-ended operation, the device expects $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, or 3.3 V CMOS-compatible logic levels on the CLK input pin. Bypass the unused $\overline{\text { CLK }}$ pin to ground with a $0.1 \mu \mathrm{~F}$ capacitor.
When the IN_SEL pin is set for differential input clock mode, the inputs of the AD9508 are internally self biased. The internal
inputs have a resistor divider, which sets the common-mode level. The complementary input is biased about 30 mV lower than the true input to avoid oscillations in the event that the input signal ceases. See Figure 42 for the equivalent differential input circuit.


Figure 42. AD9508 Differential Input Stage
The inputs can be ac-coupled or dc-coupled in differential mode. See Table 14 for input logic compatibility. The user can supply a single-ended input with the input in differential mode by ac or dc coupling to one side of the differential input and bypassing the other input to ground by a capacitor.
Note that jitter performance degrades with low input slew rate, as shown in Figure 25. See Figure 34 through Figure 37 for different input clock termination schemes.

## CLOCK OUTPUTS

Each channel output driver can be configured for either a differential LVDS/HSTL output or two single-ended CMOS outputs. When the LVDS/HSTL driver is enabled, the corresponding CMOS driver is in tristate. When the CMOS driver is enabled, the corresponding LVDS/HSTL driver is powered down and tristated. See Figure 43 and Figure 44 for the equivalent output stages.


Figure 43. LVDS/HSTL Output Simplified Equivalent Circuit


Figure 44. CMOS Equivalent Output Circuit
In LVDS or HSTL modes, there are register settings to control the output logic type and current drive strength. The LVDS output current can be set to the nominal 3.5 mA , additional settings include $0.5,0.75,1.0$ (default), and 1.25 multiplied by 3.5 mA . The HSTL output current can be set to 8 mA (nominal) or 16 mA (double amplitude). For pin programming mode, see the Pin Strapping to Program on Power-Up section for details and limitations of the device. Under pin programming mode, the nominal current is the default setting and is nonadjustable.
When routing single-ended CMOS signals, avoid driving multiple input receivers with one output. Series termination at the source is generally required to provide transmission line matching and/or to reduce current transients at the driver. The value of the series resistor is dependent on the board design and timing requirements (typically $10 \Omega$ to $100 \Omega$ ). CMOS outputs are also limited in terms of the capacitive load or trace length that they can drive. Typically, trace lengths less than 3 inches are recommended to preserve signal rise/fall times and signal integrity.


Figure 45. Series Termination of CMOS Output

Table 14. CLK and $\overline{\text { CLK }}$ Differential Input Logic Compatibility

| Supply (V) | Logic | Common Mode (V) | Output Swing (V) | AC-Coupled | DC-Coupled |
| :--- | :--- | :--- | :--- | :--- | :--- |
| 3.3 | CML | 2.9 | 0.8 | Yes | Not allowed |
| 2.5 | CML | 2.1 | 0.8 | Yes | Not allowed |
| 1.8 | CML | 1.4 | 0.8 | Yes | Yes |
| $3.3^{1}$ | CMOS | 1.65 | 3.3 | Not allowed | Yes |
| $2.5^{1}$ | CMOS | 1.25 | 2.5 | Not allowed | Yes |
| $1.8^{1}$ | CMOS | 0.9 | 1.8 | Not allowed | Yes |
| 1.5 | HSTL | 0.75 | 0.75 | Yes | Yes |
| N/A | LVDS | 1.25 | 0.4 | Yes | Yes |
| 3.3 | LVPECL | 2.0 | 0.8 | Yes | Not allowed |
| 2.5 | LVPECL | 1.2 | 0.8 | Yes | Yes |
| 1.8 | LVPECL | 0.5 | 0.8 |  | Yes |

[^0]
## CLOCK DIVIDERS

The four independent channel dividers are 10-bit integer dividers with a divide range of 1 to 1024 in SPI and $\mathrm{I}^{2} \mathrm{C}$ modes. The channel divider block contains duty cycle correction that guarantees $50 \%$ duty cycle for both even and odd divide ratios. In pin programming mode, divide values of 1 to 8 and 16 are supported.

## PHASE DELAY CONTROL

The AD9508 provides a coarse output phase delay adjustment between outputs but with a wide delay range that is beneficial for some applications. The minimum delay step is equivalent to half the period of the input clock rate. This minimum delay step can be multiplied from 1 to 2047 times the minimum delay step to cover a wide delay range. The multiplication of the minimum delay step is provided for each channel output via the appropriate internal programming register. Phase delay is not supported in pin programming mode.
Note that the phase delay adjustment requires the use of the $\overline{\text { SYNC }}$ function pin. Phase adjustment and output synchronization occurs on the rising edge of the $\overline{S Y N C}$ pin. Therefore, the $\overline{\text { SYNC }}$ pin must be pulled low and released to produce the desired phase relationship between outputs. If the $\overline{\mathrm{SYNC}}$ is not active low prior to a phase delay change, the desired output phase delay between outputs is not guaranteed to occur; instead, a random phase delay can occur between outputs. However, a future $\overline{\text { SYNC }}$ pulse corrects to the desired phase relationship, if initiated. During the active low $\overline{\mathrm{SYNC}}$ period, the outputs are forced to a static state.
Figure 46 shows three independent outputs, each set for DIV $=4$ of the input clock rate. By incrementing the phase offset value in the programming registers from 0 to 2 , each output is offset from the initial edge by a multiple of $1 / 2$ t $_{\text {CLK. }}$. Note that the $\overline{\text { SYNC }}$ signal is not shown in this timing diagram.


Figure 46. Phase Offset—All Dividers Set for DIV=4, Phase Set from 0 to 2

## RESET MODES

The AD9508 has a power-on reset (POR) and other ways to apply a reset condition to the chip.

## Power-On Reset

During chip power-up, an internal power-on reset pulse is issued when VDD reaches $\sim 1.15 \mathrm{~V}$ and restores the chip to the default on-chip setting. It takes $\sim 20 \mathrm{~ms}$ for the outputs to begin toggling after the power-on reset pulse signal is internally generated.
In SPI or $\mathrm{I}^{2} \mathrm{C}$ modes, the default power-on state of the AD9508 is configured as a buffer with the dividers set to divide by 1 . In pin programmable mode, the part is configured per the hardwiring of the S 0 to S 5 pins.

## Hardware Reset via the RESET Pin

A hard asynchronous reset is executed by briefly pulling $\overline{\text { RESET }}$ low. This restores the chip to the on-chip default register settings. It takes $\sim 20 \mathrm{~ms}$ for the outputs to begin toggling after $\overline{\text { RESET }}$ is released.

## Soft Reset via the Serial Port

A soft reset is initiated by setting Bit 2 and Bit 5 in Register 0x000. Except for Register 0x000, when Bit 5 and Bit 2 are set, the chip enters a soft reset mode and restores the chip to the on-chip setting. These bits are self clearing. However, the self clearing operation does not complete until an additional serial port SCLK cycle occurs, and the AD9508 is held in reset until that happens.

## POWER-DOWN MODE Individual Clock Channel Power-Down

In SPI or $I^{2} \mathrm{C}$ programming mode, the clock distribution channels can be powered down individually by writing to the appropriate registers. Powering down a clock channel is similar to powering down an individual driver, but it saves more power because additional circuits are also powered down. The register map details the individual power-down settings for each output channel. The power-down bits for individual channels are found in Register 0x19, Bit 7; Register 0x1F, Bit 7; Register 0x25, Bit 7; and Register 0x2B, Bit 7.
Note that in all three programming modes, a logic low on the $\overline{\text { RESET }}$ pin can be used to power down the device.

## OUTPUT CLOCK SYNCHRONIZATION

On power up, the default output channel divider value is divide-by- 1 if SPI and $\mathrm{I}^{2} \mathrm{C}$ programming modes are used. Therefore, there is no real requirement for synchronization after power up unless a change in divider value or a phase offset value is desired. A hard asynchronous output synchronization is executed by briefly pulling the $\overline{\text { SYNC }}$ pin low. This forces the outputs to be edge aligned regardless of their divide ratio after the $\overline{\text { SYNC }}$ pin is released.

If the sync mask bit is set to a Logic 1 in any output channel, those channels continue working uninterrupted while a sync operation is being applied to other channels. Outputs are pulled low while $\overline{\text { SYNC }}$ is low if they are not masked by the sync mask bit. This only applies if outputs are functioning under normal operation with its logic level set to 11 or toggle mode.

## POWER SUPPLY

The AD9508 is designed to work off a $3.3 \mathrm{~V}+5 \%$ power supply down to a $2.5 \mathrm{~V}-5 \%$ power supply. Best practice recommends bypassing the power supply on the printed circuit board (PCB) with adequate capacitance $(>10 \mu \mathrm{~F})$ and bypassing all power pins with adequate capacitance $(0.1 \mu \mathrm{~F})$ as close to the part as possible. The layout of the AD9508 evaluation board (AD9508/PCBZ), available at www.analog.com, provides a good layout example for this device.

THERMALLY ENHANCED PACKAGE MOUNTING GUIDELINES

## Exposed Metal Paddle

The exposed metal paddle on the AD9508 package is an electrical connection, as well as a thermal enhancement. For the device to function properly, the paddle must be properly attached to ground (VSS). The AD9508 dissipates heat through its exposed paddle. The PCB acts as a heat sink for the AD9508. The PCB attachment must provide a good thermal path to a larger heat dissipation area, such as the ground plane on the PCB. This requires a grid of vias from the top layer down to the ground plane. See Figure 47 for an example.


Figure 47. PCB Land Example for Attaching Exposed Paddle
Refer to the AN-772 Application Note, A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP), for more information about mounting devices with an exposed paddle.

## PIN STRAPPING TO PROGRAM ON POWER-UP

The PROG_SEL input when set to Logic 1 places the AD9508 in pin strapping control mode without the need for SPI or $\mathrm{I}^{2} \mathrm{C}$ operations. In this mode, Pin S0 through Pin S5 program the desired internal divider value and output logic type for each output or to set the output to a high- Z state.
The maximum divide value is limited to divide-by- 16 and phase offset delay control is not supported in this mode. LVDS and HSTL logic types are supported in this mode. However, if HSTL mode is set and the $100 \Omega$ output termination is removed, the output swings to 1.8 V CMOS logic levels. In this configuration, the differential outputs of the channel selected become two single-ended CMOS signals. Those outputs maintain a $180^{\circ}$ phase relationship and share the same channel divider value.
Programming individual outputs and the output logic type is performed by hardwiring specific resistor values to each of the

S0 to S5 pins. The other side of the resistor is then biased to ground or VDD, depending on the desired settings. The actual settings are applied after an internal ADC scans each one of the S0 to S 5 pins. An ADC scan is initiated by either the internal power-on reset when the device is powered up or by toggling the $\overline{S Y N C}$ pin. If changes are made after the internal power-on reset, the $\overline{\text { SYNC }}$ pin must be toggled before any new changes are accepted.
Table 15 depicts all the pin strapping selections available for each output channel divider value and logic type. The resistors listed in Table 15 must have 10\% or better tolerance.

Note that if all outputs use an output divider value of one and use either HSTL outputs or 1.8 V CMOS output levels, then the S 0 to S 5 pins can be grounded to accomplish that particular configuration instead of using the $820 \Omega$ resistor.

Table 15. Selection Table for Pin Strapping Control

|  | ADC Voltage Level (0 Through 7) vs. Resistor Value vs. Divide Value and Logic Type |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Programming Pins | $0=820 \Omega$ <br> Pulled to GND | $1=1.8 \mathrm{k} \Omega$ <br> Pulled to GND | $2=3.9 \mathrm{k} \Omega$ <br> Pulled to GND | $3=8.2 \mathrm{k} \Omega$ <br> Pulled to GND | $\begin{aligned} & 4=820 \Omega \\ & \text { Pulled to } \\ & \text { VDD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 5=1.8 \mathrm{k} \Omega \\ & \text { Pulled to } \\ & \text { VDD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 6=3.9 \mathrm{k} \Omega \\ & \text { Pulled to } \\ & \text { VDD } \\ & \hline \end{aligned}$ | $\begin{aligned} & \hline 7=8.2 \mathrm{k} \Omega \\ & \text { Pulled to } \\ & \text { VDD } \\ & \hline \end{aligned}$ | Description |
| SO | $\div 1$ | $\div 2$ | $\div 3$ | $\div 4$ | $\div 5$ | $\div 6$ | $\div 8$ | $\div 16$ | SO is assigned to the Channel 0 divider ratio only |
| S1 | $\div 1$ | $\div 2$ | $\div 3$ | $\div 4$ | $\div 5$ | $\div 6$ | $\div 8$ | $\div 16$ | S1 is assigned to the Channel 1 divider ratio only |
| S2 | $\div 1$ | $\div 2$ | $\div 3$ | $\div 4$ | $\div 5$ | $\div 6$ | $\div 8$ | $\div 16$ | S2 is assigned to the Channel 2 divider ratio only |
| S3 | $\div 1$ | $\div 2$ | $\div 3$ | $\div 4$ | $\div 5$ | $\div 6$ | $\div 8$ | $\div 16$ | S3 is assigned to the Channel 3 divider ratio only |
| S4 | $\begin{aligned} & \text { HSTL/ } \\ & \text { HSTL } \end{aligned}$ | $\begin{aligned} & \text { HSTL/ } \\ & \text { LVDS } \end{aligned}$ | HSTL/ high-Z | LVDS/ HSTL | LVDS/ <br> LVDS | LVDS/ <br> high-Z | $\begin{aligned} & \text { High-Z/ } \\ & \text { HSTL } \end{aligned}$ | High Z/ high-Z | S4 is assigned to Channel 0 and Channel 1 to select their output logic types |
| S5 | HSTL/ HSTL | HSTL/ <br> LVDS | HSTL/ high-Z | LVDS/ HSTL | LVDS/ <br> LVDS | LVDS/ high-Z | $\begin{aligned} & \text { High-Z/ } \\ & \text { HSTL } \end{aligned}$ | High-Z/ high-Z | S5 is assigned to Channel 2 and Channel 3 to select their output logic types |

## SERIAL CONTROL PORT

The AD9508 serial control port is a flexible, synchronous serial communications port that provides a convenient interface to many industry-standard microcontrollers and microprocessors. The serial control port is compatible with most synchronous transfer formats, including $\mathrm{I}^{2} \mathrm{C}$, Motorola SPI, and Intel SSR protocols. The serial control port allows read/write access to the AD9508 register map.

In SPI mode, single- or multiple-byte transfers are supported. The SPI port configuration is programmable via Register 0x00. This register is integrated into the SPI control logic rather than in the register map and it is distinct from the $\mathrm{I}^{2} \mathrm{C}$ Register 0 x 00 .

## SPI/I²C PORT SELECTION

The AD9508 has two serial interfaces, SPI and $\mathrm{I}^{2} \mathrm{C}$. Users can select either SPI or $I^{2} \mathrm{C}$ depending on the state of the PROG_SEL pin. In $\mathrm{I}^{2} \mathrm{C}$ operation, four different $\mathrm{I}^{2} \mathrm{C}$ slave address (seven bits wide) settings are available, see Table 16. The five MSBs of the slave address are hardware coded as 11011 and Pin S4 and Pin S5 program the two LSBs.

Table 16. Serial Port Mode Selection

| S4 | S5 | Address |
| :--- | :--- | :--- |
| Low | Low | $I^{2} C, 1101100$ |
| Low | High | $I^{2} C, 1101101$ |
| High | Low | $I^{2} C, 1101110$ |
| High | High | $I^{2} C, 1101111$ |

## SPI SERIAL PORT OPERATION

## Pin Descriptions

The SCLK (serial clock) pin serves as the serial shift clock. This pin is an input. SCLK synchronizes serial control port read and write operations. The rising edge SCLK registers write data bits, and the falling edge registers read data bits. The SCLK pin supports a maximum clock rate of 40 MHz .
The SDIO (serial data input/output) pin is a dual-purpose pin and acts either as an input only (unidirectional mode) or as both an input and an output (bidirectional mode). The AD9508 default SPI mode is bidirectional.

The SDO (serial data output) pin is useful only in unidirectional I/O mode. It serves as the data output pin for read operations.
The $\overline{\mathrm{CS}}$ (chip select) pin is an active low control that gates read and write operations. This pin is internally connected to a $30 \mathrm{k} \Omega$ pull-up resistor. When $\overline{\mathrm{CS}}$ is high, the SDO and SDIO pins enter a high impedance state.

## SPI Mode Operation

The SPI port supports both 3-wire (bidirectional) and 4-wire (unidirectional) hardware configurations and both MSB first and LSB first data formats. Both the hardware configuration and data format features are programmable. By default, the AD9508 uses the bidirectional MSB first mode. The reason that bidirectional is the default mode is so that the user can continue to write to the device (if it is wired for unidirectional operation) to switch to unidirectional mode.
Assertion (active low) of the $\overline{\mathrm{CS}}$ pin initiates a write or read operation to the AD9508 SPI port. For data transfers of three bytes or fewer (excluding the instruction word), the device supports the $\overline{\mathrm{CS}}$ stalled high mode. In this mode, the $\overline{\mathrm{CS}}$ pin can be temporarily deasserted on any byte boundary, allowing time for the system controller to process the next byte. However, $\overline{\mathrm{CS}}$ can be deasserted on byte boundaries only; this applies to both the instruction and data portions of the transfer.
During stall high periods, the serial control port state machine enters a wait state until all data is sent. If the system controller decides to abort a transfer midstream, the state machine must be reset either by completing the transfer or by asserting the $\overline{\mathrm{CS}}$ pin for at least one complete SCLK cycle (but less than eight SCLK cycles). Deasserting the $\overline{\mathrm{CS}}$ pin on a nonbyte boundary terminates the serial transfer and flushes the buffer.

In streaming mode (see Table 17), any number of data bytes can be transferred in a continuous stream. The register address is automatically incremented or decremented. $\overline{\mathrm{CS}}$ must be deasserted at the end of the last byte that is transferred, thereby ending the stream mode.

Table 17. Byte Transfer Count

| W1 | W0 | Bytes to Transfer |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 2 |
| 1 | 0 | 3 |
| 1 | 1 | Streaming mode |

## Communication Cycle—Instruction Plus Data

The SPI protocol consists of a two part communication cycle. The first part is a 16 -bit instruction word that is coincident with the first 16 SCLK rising edges and a payload. The instruction word provides the AD9508 serial control port with information regarding the payload. The instruction word includes the $\mathrm{R} / \overline{\mathrm{W}}$ bit that indicates the direction of the payload transfer; that is, a read or write operation. The instruction word also indicates the number of bytes in the payload and the starting register address of the first payload byte.

## Write

When the instruction word indicates a write operation, the payload is written into the serial control port buffer of the AD9508. Data bits are registered on the rising edge of SCLK. The length of the transfer (one, two, or three bytes or streaming mode) depends on the W0 and W1 bits in the instruction byte. When not streaming, $\overline{\mathrm{CS}}$ can be deasserted after each sequence of eight bits to stall the bus (except after the last byte, where it ends the cycle). When the bus is stalled, the serial transfer resumes when $\overline{\mathrm{CS}}$ is asserted. Deasserting the $\overline{\mathrm{CS}}$ pin on a nonbyte boundary resets the serial control port. Reserved or blank registers are not skipped automatically during a write sequence. Therefore, the user must know what bit pattern to write to the reserved registers to preserve proper operation of the device. Generally, it does not matter what data is written to blank registers, but it is customary to write 0 s.

## Read

The AD9508 supports the long instruction mode only. If the instruction word indicates a read operation, the next $\mathrm{N} \times 8$ SCLK cycles clock out the data from the address specified in the instruction word. N is the number of data bytes read and depends on the W0 and W1 bits of the instruction word. The readback data is valid on the falling edge of SCLK. Blank registers are not skipped during readback.
A readback operation takes data from either the serial control port buffer registers or the active registers.

## SPI Instruction Word (16 Bits)

The MSB of the 16 -bit instruction word is $\mathrm{R} / \overline{\mathrm{W}}$, which indicates whether the instruction is a read or a write. The next two bits, W1 and W0, indicate the number of bytes in the transfer. The final 13 bits are the register address (A12 to A0), which indicates the starting register address of the read/write operation (see Table 19).

## SPI MSB First and LSB First Transfers

The AD9508 instruction word and payload can be MSB first or LSB first; the default is MSB first. The LSB first mode can be set by writing a 1 to Register $0 \times 00$, Bit 6 . Immediately after the LSB first bit is set, subsequent serial control port operations are LSB first.
When MSB first mode is active, the instruction and data bytes must be written from MSB to LSB. Multibyte data transfers in MSB first format start with an instruction byte that includes the register address of the most significant payload byte. Subsequent data bytes must follow, in order, from high address to low address. In MSB first mode, the serial control port internal address generator decrements for each data byte of the multibyte transfer cycle.
When Register 0x00, Bit $6=1$ (LSB first), the instruction and data bytes must be written from LSB to MSB. Multibyte data transfers in LSB first format start with an instruction byte that includes the register address of the least significant payload byte, followed by multiple data bytes. The serial control port internal byte address generator increments for each byte of the multibyte transfer cycle.
For multibyte MSB first (default) I/O operations, the serial control port register address decrements from the specified starting address toward Address 0x00. For multibyte LSB first I/O operations, the serial control port register address increments from the starting address toward Address 0x2C. Reserved addresses are not skipped during multibyte I/O operations; therefore, the user writes the default value to a reserved register and writes 0 s to unmapped registers. Note that it is more efficient to issue a new write command than to write the default value to more than two consecutive reserved (or unmapped) registers.

Table 18. Streaming Mode (No Addresses Skipped)

| Write Mode | Address Direction | Stop Sequence |
| :--- | :--- | :--- |
| LSB First | Increment | $0 \times 00 \ldots 0 \times 2 \mathrm{C}$ |
| MSB First | Decrement | $0 \times 2 \mathrm{C} \ldots 0 \times 00$ |

Table 19. Serial Control Port, 16-Bit Instruction Word, MSB First Bit Map

| MSB |  |  |  |  |  |  |  |  |  |  |  |  |  |  | LSB |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 115 | 114 | 113 | 112 | 111 | 110 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 |  |
| R/W | W1 | W0 | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Figure 48. Serial Control Port Write-MSB First, 16-Bit Instruction, Two Bytes of Data


Figure 49. Serial Control Port Read—MSB First, 16-Bit Instruction, Four Bytes of Data


Figure 50. Serial Control Port Write—MSB First, 16-Bit Instruction, Timing Measurements


Figure 51. Timing Diagram for Serial Control Port Register Read


Figure 52. Serial Control Port Write—LSB First, 16-Bit Instruction, Two Bytes of Data


Figure 53. Serial Control Port Timing-Write

Table 20. Serial Control Port Timing

| Parameter | Description |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{DS}}$ | Setup time between data and the rising edge of SCLK |
| $\mathrm{t}_{\mathrm{DH}}$ | Hold time between data and the rising edge of SCLK |
| $\mathrm{t}_{\mathrm{CLK}}$ | Period of the clock |
| $\mathrm{t}_{\mathrm{S}}$ | Setup time between the $\overline{\mathrm{CS}}$ falling edge and the SCLK rising edge (start of the communication cycle) |
| $\mathrm{t}_{\mathrm{C}}$ | Setup time between the SCLK rising edge and $\overline{\mathrm{CS}}$ rising edge (end of the communication cycle) |
| $\mathrm{t}_{\mathrm{HIGH}}$ | Minimum period that SCLK should be in a logic high state |
| $\mathrm{t}_{\mathrm{LOW}}$ | Minimum period that SCLK should be in a logic low state |
| $\mathrm{t}_{\mathrm{DV}}$ | SCLK to valid SDIO and SDO (see Figure 51) |

## I²C SERIAL PORT OPERATION

The $\mathrm{I}^{2} \mathrm{C}$ interface has the advantage of requiring only two control pins and is a de facto standard throughout the $\mathrm{I}^{2} \mathrm{C}$ industry. However, its disadvantage is the programming speed, which is 400 kbps maximum. The AD9508 $\mathrm{I}^{2} \mathrm{C}$ port design is based on the $\mathrm{I}^{2} \mathrm{C}$ fast mode standard; therefore, it supports both the 100 kHz standard mode and 400 kHz fast mode. Fast mode imposes a glitch tolerance requirement on the control signals; that is, the input receivers ignore pulses of less than 50 ns duration.

The AD9508 $\mathrm{I}^{2} \mathrm{C}$ port consists of a serial data line (SDA) and a serial clock line (SCL). In an $\mathrm{I}^{2} \mathrm{C}$ bus system, the AD9508 is connected to the serial bus (data bus SDA and clock bus SCL) as a slave device; that is, no clock is generated by the AD9508. The AD9508 uses direct 16-bit memory addressing rather than traditional 8-bit memory addressing.
The AD9508 allows up to four unique slave devices to occupy the $I^{2} \mathrm{C}$ bus. These slave devices are accessed via a 7 -bit slave address that is transmitted as part of an $\mathrm{I}^{2} \mathrm{C}$ packet. Only the device that has a matching slave address responds to subsequent $I^{2} \mathrm{C}$ commands. Table 16 lists the supported device slave addresses.

## $1^{2}$ C Bus Characteristics

Table 21 provides a summary of the various $I^{2} \mathrm{C}$ abbreviations used in the protocol.

Table 21. $\mathrm{I}^{2} \mathrm{C}$ Bus Abbreviation Definitions

| Abbreviation | Definition |
| :--- | :--- |
| S | Start |
| Sr | Repeated start |
| P | Stop |
| ACK | Acknowledge |
| NACK | No acknowledge |
| $\bar{W}$ | Write |
| R | Read |

The transfer of data is shown in Figure 54. One clock pulse is generated for each data bit transferred. The data on the SDA line must be stable during the high period of the clock. The high or low state of the data line can change only when the clock signal on the SCL line is low.


Figure 54. Valid Bit Transfer
Start/stop functionality is shown in Figure 55. The start condition is characterized by a high-to-low transition on the SDA line while SCL is high. The start condition is always generated by the master to initialize a data transfer. The stop condition is characterized by a low-to-high transition on the SDA line while SCL is high. The stop condition is always generated by the master to terminate a data transfer. Every byte on the SDA line must be eight bits long. Each byte must be followed by an acknowledge bit; bytes are sent MSB first.
The acknowledge bit (ACK) is the ninth bit attached to any 8 -bit data byte. An acknowledge bit is always generated by the receiving device (receiver) to inform the transmitter that the byte has been received. The acknowledge bit is communicated by pulling the SDA line low during the ninth clock pulse after each 8-bit data byte (see Figure 56).

The no acknowledge bit (NACK) is the ninth bit attached to any 8 -bit data byte. The receiving device (receiver) always generates the no acknowledge bit to inform the transmitter that the byte has not been received. The no acknowledge bit is communicated by leaving the SDA line high during the ninth clock pulse after each 8 -bit data byte.

## AD9508



Figure 55. Start and Stop Conditions


Figure 56. Acknowledge Bit

## Data Transfer Process

The master initiates a data transfer by asserting a start condition, which indicates that a data stream follows. All $\mathrm{I}^{2} \mathrm{C}$ slave devices connected to the serial bus respond to the start condition.
The master then sends an 8 -bit address byte over the SDA line, consisting of a 7 -bit slave address (MSB first) plus an R/W bit. This bit determines the direction of the data transfer, that is, whether data is written to or read from the slave device ( $0=$ write, $1=$ read).

The peripheral whose address corresponds to the transmitted address responds by sending an acknowledge bit. All other devices on the bus remain idle while the selected device waits for data to be read from or written to it. If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is 0 , the master (transmitter) writes to the slave device (receiver). If the $\mathrm{R} / \overline{\mathrm{W}}$ bit is 1 , the master (receiver) reads from the slave device (transmitter). The format for these commands is described in the Data Transfer Format section.
Data is then sent over the serial bus in the format of nine clock pulses: one data byte (eight bits) from either master (write mode) or slave (read mode) followed by an acknowledge bit from the receiving device. The number of bytes that can be transmitted per transfer is unrestricted. In write mode, the first two data
bytes immediately after the slave address byte serve as the internal memory (control registers) address bytes, with the high address byte first. This addressing scheme gives a memory address of up to $2^{16}-1=65,535$. The data bytes after these two memory address bytes are register data that are written to or read from the control registers. In read mode, the data bytes after the slave address byte are register data that are written to or read from the control registers.

When all data bytes are read or written, stop conditions are established. In write mode, the master (transmitter) asserts a stop condition to end data transfer during the $10^{\text {th }}$ clock pulse following the acknowledge bit for the last data byte from the slave device (receiver). In read mode, the master device (receiver) receives the last data byte from the slave device (transmitter) but does not pull SDA low during the ninth clock pulse. This condition is known as a no acknowledge bit. By receiving the no acknowledge bit, the slave device knows that the data transfer is finished and enters idle mode. The master then takes the data line low during the low period before the $10^{\text {th }}$ clock pulse and high during the $10^{\text {th }}$ clock pulse to assert a stop condition.

A start condition can be used in place of a stop condition. Furthermore, a start or stop condition can occur at any time, and partially transferred bytes are discarded.


Figure 57. Data Transfer Process (Master Write Mode, Two-Byte Transfer)


Figure 58. Data Transfer Process (Master Read Mode, Two-Byte Transfer)

## Data Transfer Format

Write byte format: The write byte protocol writes a register address to the RAM, starting from the specified RAM address.

| S | Slave Address | $\overline{\mathbf{W}}$ | A | RAM Address High Byte | A | RAM Address Low Byte | A | RAM Data 0 | A | RAM Data 1 | A | RAM Data 2 | A | P |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |

Send byte format: The send byte protocol sets up the register address for subsequent reads.

| $\mathbf{S}$ | Slave Address | $\overline{\mathbf{W}}$ | A | RAM Address High Byte | A | RAM Address Low Byte | A | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Receive byte format: The receive byte protocol reads the data byte(s) from RAM, starting from the current address.

| S | Slave Address | R | A | RAM Data 0 | A | RAM Data 1 | A | RAM Data 2 | $\overline{\mathbf{A}}$ | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Read byte format: This is the combined format of the send byte and the receive byte.

| S | Slave <br> Address | $\overline{\mathbf{W}}$ | A | RAM <br> Address <br> High Byte | A | RAM <br> Address <br> Low Byte | A | Sr | Slave <br> Address | R | A | RAM <br> Data 0 | A | RAM <br> Data 1 | A | RAM <br> Data 2 | $\overline{\mathbf{A}}$ | P |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## $I^{2} C$ Serial Port Timing



Figure 59. $I^{2}$ C Serial Port Timing
Table 22. ${ }^{2} \mathrm{C}$ Timing Definitions

| Parameter | Description |
| :---: | :---: |
| fsCl | Serial clock |
| $\mathrm{t}_{\text {BUF }}$ | Bus free time between stop and start conditions |
| $\mathrm{t}_{\text {HD } ; ~ S T A ~}$ | Repeated hold time start condition |
| $\mathrm{tsu}^{\text {STA }}$ | Repeated start condition setup time |
| tsu; sto | Stop condition setup time |
| $\mathrm{t}_{\text {HD } ; \text { DAT }}$ | Data hold time |
| $\mathrm{t}_{\text {SU; DAT }}$ | Date setup time |
| tow | SCL clock low period |
| $t_{\text {HIGH }}$ | SCL clock high period |
| $t_{R}$ | Minimum/maximum receive SCL and SDA rise time |
| $t_{F}$ | Minimum/maximum receive SCL and SDA fall time |
| $\mathrm{t}_{\text {SP }}$ | Pulse width of voltage spikes that must be suppressed by the input filter |

## AD9508

## REGISTER MAP

Register addresses that are not listed in Table 23 are unused, and writing to those registers has no effect. The user should write the default value to sections of registers marked reserved.

The abbreviation, R , in the optional (Opt) column in Table 23 means read only and NS means that the value does not change during a soft reset. Note that the default column is represented by Def.

Table 23. Register Map

| Reg Addr (Hex) | Opt | Name | D7 | D6 | D5 | D4 | 3 | D2 | D1 | D0 | Def |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Serial Control Port Configuration and Part Identification |  |  |  |  |  |  |  |  |  |  |  |
| 0x00 | NS | SPI control | SDO enable | LSB first/ increment address | Soft reset | Reserved |  | Soft reset | LSB first/ increment address | SDO enable | 00 |
| 0x00 | NS | $1^{2} \mathrm{C}$ control | Reserved |  | Soft reset | Reserved |  | Soft reset | Reserved |  | 00 |
| 0x0A | R, NS | Silicon rev | Silicon Revision[7:0] |  |  |  |  |  |  |  | 00 |
| Ox0B | R, NS | Reserved | Reserved |  |  |  |  |  |  |  | 00 |
| 0x0C | R, NS | Part ID | Clock Part Family ID[7:0] |  |  |  |  |  |  |  | 05 |
| 0x0D | R,NS | Part ID | Clock Part Family ID[15:8] |  |  |  |  |  |  |  | 00 |
| Chip Level Functions |  |  |  |  |  |  |  |  |  |  |  |
| 0x12 |  | Reserved | Reserved |  |  |  |  |  |  |  | 02 |
| 0x13 |  | Sleep | Reserved |  |  | Sleep | Reserved |  |  |  | 00 |
| 0x14 | NS | SYNC_BAR | Reserved |  |  |  |  |  |  | SYNC_BAR | 01 |
| OUTO Functions |  |  |  |  |  |  |  |  |  |  |  |
| 0x15 |  | OUTO | OUT0 Divide Ratio[7:0] |  |  |  |  |  |  |  | 00 |
| 0x16 |  | Divide <br> Ratio[9:0] | Reserved |  |  |  |  |  | OUT0 Divide Ratio[9:8] |  | 00 |
| $0 \times 17$ |  | OUT0 | OUT0 Phase[7:0] |  |  |  |  |  |  |  | 00 |
| 0x18 |  | Phase[9:0] | Reserved |  |  |  |  | OUTO Phase[10:8] |  |  | 00 |
| 0x19 |  | OUTO Driver | PD_0 | SYNCMASKO | OUT0 Driver Phase[1:0] |  | OUTO Mode[2:0] |  |  | Reserved | 14 |
| $0 \times 1 \mathrm{~A}$ |  | OUTO CMOS | EN_CMOS_OP | CMOS_OP_PHASE[1:0] |  | EN_CMOS_ON | CMOS_ON_PHASE[1:0] |  | Reserved |  | 00 |
| OUT1 Functions |  |  |  |  |  |  |  |  |  |  |  |
| 0x1B |  | OUT1 | OUT1 Divide Ratio[7:0] |  |  |  |  |  |  |  | 00 |
| 0x1C |  | Divide <br> Ratio[9:0] | Reserved |  |  |  |  |  | OUT1 Divide Ratio[9:8] |  | 00 |
| 0x1D |  | OUT1 | OUT1 Phase[7:0] |  |  |  |  |  |  |  | 00 |
| 0x1E |  | Phase[9:0] | Reserved |  |  |  |  | OUT1 Phase[10:8] |  |  | 00 |
| 0x1F |  | OUT1 Driver | PD_1 | SYNCMASK1 | OUT1 Driver Phase[1:0] |  | OUT1 Mode[2:0] |  |  | Reserved | 14 |
| 0x20 |  | OUT1 CMOS | EN_CMOS_1P | CMOS_1P_PHASE[1:0] |  | EN_CMOS_1N | CMOS_1N_PHASE[1:0] |  | Reserved |  | 00 |
| OUT2 Functions |  |  |  |  |  |  |  |  |  |  |  |
| 0x21 |  | OUT2 | OUT2 Divide Ratio[7:0] |  |  |  |  |  |  |  | 00 |
| 0x22 |  | Divide <br> Ratio[9:0] | Reserved |  |  |  |  |  | OUT2 Divide Ratio[9:8] |  | 00 |
| 0x23 |  | OUT2 | OUT2 Phase [7:0] |  |  |  |  |  |  |  | 00 |
| 0x24 |  | Phase[9:0] | Reserved |  |  |  |  | OUT2 Phase[10:8] |  |  | 00 |
| 0x25 |  | OUT2 Driver | PD_2 | SYNCMASK2 | OUT2 Driver Phase[1:0] |  | OUT2 Mode[2:0] |  |  | Reserved | 14 |
| 0x26 |  | OUT2 CMOS | EN_CMOS_2P | CMOS_2P_PHASE[1:0] |  | EN_CMOS_2N | CMOS_2N_PHASE[1:0] |  | Reserved |  | 00 |
| OUT3 Functions |  |  |  |  |  |  |  |  |  |  |  |
| 0x27 |  | OUT3 | OUT3 Divide Ratio[7:0] |  |  |  |  |  |  |  | 00 |
| 0x28 |  | Divide <br> Ratio[9:0] | Reserved |  |  |  |  |  | OUT3 Divide Ratio[9:8] |  | 00 |
| 0x29 |  | OUT3 | OUT3 Phase[7:0] |  |  |  |  |  |  |  | 00 |
| 0x2A |  | Phase[9:0] | Reserved |  |  |  |  | OUT3 Phase[10:8] |  |  | 00 |
| 0x2B |  | OUT3 Driver | PD_3 | SYNCMASK3 | OUT3 Driver Phase[1:0] |  | OUT3 Mode[2:0] |  |  | Reserved | 14 |
| 0x2C |  | OUT3 CMOS | EN_CMOS_3P | CMOS_3P_PHASE[1:0] |  | EN_CMOS_3N | CMOS_3N_PHASE[1:0] |  | Reserved |  | 00 |

## REGISTER MAP BIT DESCRIPTIONS

## SERIAL PORT CONFIGURATION (REGISTER 0x00)

Table 24. Serial Configuration

| Address | Bits | Bit Name | Description |
| :--- | :--- | :--- | :--- |
| $0 \times 00$ | 7 | SDO enable | Enables SPI port SDO pin. This bit does nothing in $I^{2} C$ mode. <br> $1=4-$ wire (SDO pin enabled). <br>  |
|  |  |  | $0=3$-wire (default). |.

## SILICON REVISION (REGISTER 0x0A TO REGISTER 0x0D)

Table 25. Silicon Revision

| Address | Bits | Bit Name | Description |
| :--- | :--- | :--- | :--- |
| 0x0A | $[7: 0]$ | Silicon Revision[7:0] | A read-only register. Identifies the revision level of the AD9508. |
| $0 \times 0 \mathrm{~B}$ | $[7: 0]$ | Reserved | $0 \times 00=$ default. |
| 0x0C | $[7: 0]$ | Clock Part Family ID[7:0] | A read-only register. This register, together with Register 0x000D, uniquely identifies an <br> AD9508. No other device in the Analog Devices, Inc., AD95xx family has a value of 0x0005 in <br> these two registers. <br> $0 \times 05=$ default. |
| 0x0D | $[7: 0]$ | Clock Part Family ID[15:8] | This register is a continuation of Register 0x000C. <br> $0 \times 00=$ default. |

## CHIP LEVEL FUNCTIONS (REGISTER 0x12 TO REGISTER 0x14)

Table 26. Sleep and Synchronization

| Address | Bits | Bit Name | Description |
| :--- | :--- | :--- | :--- |
| $0 \times 12$ | $[7: 0]$ | Reserved | $0 \times 00000010=$ default |
| $0 \times 13$ | $[7: 5]$ | Reserved | $0 \times 000=$ default |
|  | 4 | Sleep | $0=$ disables sleep mode (default) <br> $1=$ enables sleep mode |
|  | $[3: 0]$ | Reserved | $0 \times 0000=$ default |
| $0 \times 14$ | $[7: 1]$ | Reserved | $0 \times 0000000=$ default |
|  | 0 | SYNC_BAR | $0=$ enables a software output synchronization routine |
|  |  | $1=$ output synchronization via software disabled (default) |  |

## OUTO FUNCTIONS (REGISTER 0x15 TO REGISTER 0x1A)

Table 27. Divide Ratio and Phase

| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| 0x15 | [7:0] | OUT0 Divide Ratio[7:0] | Channel 0 10-bit divider value, Bits[7:0] (LSB). Bits[9:8] (MSB) reside in Register 0x16 below. Division $=$ Channel Divider Bits[9:0] +1 . For example, [9:0] $=0$ is divided by 1, [9:0] $=1$ is divided by $2 \ldots[9: 0]=1023$ is divided by 1024 . |
| 0x16 | [7:2] | Reserved | 0x00 = default |
|  | [1:0] | OUT0 Divide Ratio[9:8] | Channel 0 10-bit divider value, Bits[9:8] (MSB). Bits[7:0] (LSB) reside in Register 0x15 above. Division $=$ Channel Divider Bits[9:0] +1 . For example, [9:0] $=0$ is divided by 1, [9:0] $=1$ is divided by $2 \ldots$ [9:0] = 1023 is divided by 1024 . |
| 0x17 | [7:0] | OUTO Phase[7:0] | Channel 0 11-bit phase offset value, Bits[7:0] (LSB). Bits[10:8] (MSB) reside in Register 0x18 below. Phase Offset = Channel Phase Offset Bits[10:0]. For example, [10:0] $=1$ is the minimum phase offset of $1 / 2$ the input clock period, $[10: 0]=2$ is a phase offset of one input clock period.... [10:0] = 2047 is a phase offset 2047 times $1 / 2$ the input clock period. |
| 0x18 | [7:3] | Reserved | 0x00 = default |
|  | [2:0] | OUT0 Phase[10:8] | Channel 0 11-bit phase offset value, Bits[10:8] (MSB). Bits[7:0] (LSB) reside in Register 0x17 above. Phase Offset = Channel Phase Offset Bits[10:0]. For example, [10:0] = 1 is the minimum phase offset of $1 / 2$ the input clock period, $[10: 0]=2$ is a phase offset of one input clock period.... [10:0] = 2047 is a phase offset 2047 times $1 / 2$ the input clock period. |

Table 28. Output Driver, Power Down, and Sync

| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| 0x19 | 7 | PD_0 | Channel 0 power down |
|  | 6 | SYNCMASK0 | Setting this bit masks Channel 0 from the output sync function $0=$ Channel 0 is synchronized during output sync (default) <br> $1=$ Channel 0 is excluded from an output sync |
|  | [5:4] | OUT0 Driver Phase[1:0] | These bits determine the phase of the OUTO driver $00=$ force high <br> 01 = noninverting (default) <br> $10=$ inverting <br> 11 = force low |
|  | [3:1] | OUTO Mode[2:0] | $\begin{aligned} & \text { These bits determine the OUT0 driver mode } \\ & 000=\text { LVDS } 0.5 \times 3.5 \mathrm{~mA} \text { (1/2 amplitude) } \\ & 001=\text { LVDS } 0.75 \times 3.5 \mathrm{~mA} \text { ( } 3 / 4 \text { amplitude) } \\ & 010=\text { LVDS } 1 \times 3.5 \mathrm{~mA} \text { (default) } \\ & 011=\text { LVDS } 1.25 \times 3.5 \mathrm{~mA}(1.25 \text { amplitude) } \\ & 100=\text { HSTL } 1 \times 3.5 \mathrm{~mA} \text { (normal amplitude) } \\ & 101=\text { HSTL } 2 \times 3.5 \mathrm{~mA} \text { (double amplitude) } \\ & 110=\text { high-Z/CMOS } \\ & 111=\text { high-Z/CMOS } \\ & \hline \end{aligned}$ |
|  | 0 | Reserved | Ob = default |
| 0x1A | 7 | EN_CMOS_OP | Setting this bit enables the OUTOP CMOS driver $0=$ disables the OUTOP CMOS driver (default) 1 = enables the OUTOP CMOS driver |
|  | [6:5] | CMOS_OP_PHASE[1:0] | These bits determine the phase of the OUTOP CMOS driver $00=$ force high (default) <br> $01=$ noninverting <br> $10=$ inverting <br> 11 = force low |
|  | 4 | EN_CMOS_ON | Setting this bit enables the OUTON CMOS driver 0 = disables the OUTON CMOS driver (default) 1 = enables the OUTON CMOS driver |


| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
|  | [3:2] | CMOS_ON_PHASE[1:0] | These bits determine the phase of the OUTON CMOS driver $\begin{aligned} & 00=\text { force high }(\text { default }) \\ & 01=\text { noninverting } \\ & 10=\text { inverting } \\ & 11=\text { force low } \end{aligned}$ |
|  | [1:0] | Reserved | 00b = default |

## OUT1 FUNCTIONS (REGISTER 0x1B TO REGISTER 0x20)

Table 29. Divide Ratio and Phase

| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| 0x1B | [7:0] | OUT1 Divide Ratio[7:0] | Channel 1 10-bit divider value, Bits[7:0] (LSB). Bits[9:8] (MSB) reside in Register 0x1C below. Division $=$ Channel Divider Bits[9:0] +1 . For example, [9:0] $=0$ is divided by 1, [9:0] $=1$ is divided by $2 \ldots[9: 0]=1023$ is divided by 1024 . |
| 0x1C | [7:2] | Reserved | 0x00 = default |
|  | [1:0] | OUT1 Divide Ratio[9:8] | Channel 1 10-bit divider value, Bits[9:8] (MSB). Bits[7:0] (LSB) reside in Register 0x1B above. Division $=$ Channel Divider Bits[9:0] +1 . For example, [9:0] $=0$ is divided by 1, [9:0] $=1$ is divided by $2 \ldots$ [9:0] = 1023 is divided by 1024 . |
| 0x1D | [7:0] | OUT1 Phase[7:0] | Channel 1 11-bit phase offset value, Bits[7:0] (LSB). Bits[10:8] (MSB) reside in Register $0 \times 1 \mathrm{E}$ below. Phase Offset $=$ Channel Phase Offset Bits[10:0]. For example, $[10: 0]=1$ is the minimum phase offset of $1 / 2$ the input clock period, $[10: 0]=2$ is a phase offset of one input clock period.... [10:0] = 2047 is a phase offset 2047 times $1 / 2$ the input clock period. |
| 0x1E | [7:3] | Reserved | $0 \times 00=$ default |
|  | [2:0] | OUT1 Phase[10:8] | Channel 1 11-bit phase offset value, Bits[10:8] (MSB). Bits[7:0] (LSB) reside in Register 0x1D above. Phase Offset $=$ Channel Phase Offset Bits[10:0]. For example, [10:0] $=1$ is the minimum phase offset of $1 / 2$ the input clock period, $[10: 0]=2$ is a phase offset of one input clock period.... [10:0] = 2047 is a phase offset 2047 times $1 / 2$ the input clock period. |

Table 30. Output Driver, Power Down, and Sync

| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| 0x1F | 7 | PD_1 | Channel 1 power-down |
|  | 6 | SYNCMASK1 | Setting this bit masks Channel 1 from the output sync function $0=$ Channel 1 is synchronized during output sync (default) <br> 1 = Channel 1 is excluded from an output sync |
|  | [5:4] | OUT1 Driver Phase[1:0] | These bits determine the phase of the OUT1 driver $00=$ force high <br> $01=$ noninverting (default) <br> $10=$ inverting <br> 11 = force low |
|  | [3:1] | OUT1 Mode[2:0] | $\begin{aligned} & \text { These bits determine the OUT1 driver mode } \\ & 000=\text { LVDS } 0.5 \times 3.5 \mathrm{~mA} \text { (1/2 amplitude) } \\ & 001=\text { LVDS } 0.75 \times 3.5 \mathrm{~mA} \text { (3/4 amplitude) } \\ & 010=\text { LVDS } 1 \times 3.5 \mathrm{~mA} \text { (default) } \\ & 011=\text { LVDS } 1.25 \times 3.5 \mathrm{~mA}(1.25 \text { amplitude) } \\ & 100=\text { HSTL } 1 \times 3.5 \mathrm{~mA} \text { (normal amplitude) } \\ & 101=\text { HSTL } 2 \times 3.5 \mathrm{~mA} \text { (double amplitude) } \\ & 110=\text { high-Z/CMOS } \\ & 111=\text { high-Z/CMOS } \end{aligned}$ |
|  | 0 | Reserved | Ob = default |


| Address | Bits | Bit Name | Description |
| :--- | :--- | :--- | :--- |
| $0 \times 20$ | 7 | EN_CMOS_1P | Setting this bit enables the OUT1P CMOS driver <br> $0=$ disables the OUT1P CMOS driver (default) <br>  |
|  |  |  | $1=$ enables the OUT1P CMOS driver |

## OUT2 FUNCTIONS (REGISTER 0x21 TO REGISTER 0x26)

Table 31. Divide Ratio and Phase

| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| 0x21 | [7:0] | OUT2 Divide Ratio[7:0] | Channel 2 10-bit divider value, Bits[7:0] (LSB). Bits[9:8] (MSB) reside in Register 0x22 below. Division $=$ Channel Divider Bits[9:0] +1 . For example, [9:0] $=0$ is divided by 1, [9:0] $=1$ is divided by $2 \ldots$ [9:0] = 1023 is divided by 1024 . |
| 0x22 | [7:2] | Reserved | 0x00 = default |
|  | [1:0] | OUT2 Divide Ratio[9:8] | Channel 2 10-bit divider value, Bits[9:8] (MSB). Bits[7:0] (LSB) reside in Register 0x21 above. Division $=$ Channel Divider Bits[9:0] +1 . For example, [9:0] $=0$ is divided by 1, [9:0] $=1$ is divided by $2 \ldots$ [9:0] = 1023 is divided by 1024 . |
| 0x23 | [7:0] | OUT2 Phase[7:0] | Channel 2 11-bit phase offset value, Bits[7:0] (LSB). Bits[10:8] (MSB) reside in Register 0x24 below. Phase Offset $=$ Channel Phase Offset Bits[10:0]. For example, [10:0] $=1$ is the minimum phase offset of $1 / 2$ the input clock period, $[10: 0]=2$ is a phase offset of one input clock period.... [10:0] = 2047 is a phase offset 2047 times $1 / 2$ the input clock period. |
| 0x24 | [7:3] | Reserved | 0x00 = default |
|  | [2:0] | OUT2 Phase[10:8] | Channel 2 11-bit phase offset value, Bits[10:8] (MSB). Bits[7:0] (LSB) reside in Register 0x23 above. Phase Offset = Channel Phase Offset Bits[10:0]. For example, [10:0] = 1 is the minimum phase offset of $1 / 2$ the input clock period, $[10: 0]=2$ is a phase offset of one input clock period.... [10:0] = 2047 is a phase offset 2047 times $1 / 2$ the input clock period. |

Table 32. Output Driver, Power Down, and Sync

| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| 0x25 | 7 | PD_2 | Channel 2 power-down |
|  | 6 | SYNCMASK2 | Setting this bit masks OUT2 from the output sync function $0=$ Channel 2 is synchronized during output sync (default) $1=$ Channel 2 is excluded from an output sync |
|  | [5:4] | OUT2 Driver Phase[1:0] | These bits determine the phase of the OUT2 driver $\begin{aligned} & 00=\text { force high } \\ & 01=\text { noninverting (default) } \\ & 10=\text { inverting } \\ & 11=\text { force low } \end{aligned}$ |


| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
|  | [3:1] | OUT2 Mode[2:0] | These bits determine the OUT2 driver mode $000=$ LVDS $0.5 \times 3.5 \mathrm{~mA}$ ( $1 / 2$ amplitude) <br> $001=$ LVDS $0.75 \times 3.5 \mathrm{~mA}$ ( $3 / 4$ amplitude) <br> $010=$ LVDS $1 \times 3.5 \mathrm{~mA}$ (default) <br> $011=$ LVDS $1.25 \times 3.5 \mathrm{~mA}$ ( 1.25 amplitude) <br> $100=$ HSTL $1 \times 3.5 \mathrm{~mA}$ (normal amplitude) <br> $101=$ HSTL $2 \times 3.5 \mathrm{~mA}$ (double amplitude) <br> $110=$ high-Z/CMOS <br> 111 = high-Z/CMOS |
|  | 0 | Reserved | Ob = default |
| 0x26 | 7 | EN_CMOS_2P | Setting this bit enables the OUT2P CMOS driver $0=$ disables the OUT2P CMOS driver (default) 1 = enables OUT2P CMOS driver |
|  | [6:5] | CMOS_2P_PHASE[1:0] | These bits determine the phase of the OUT2P CMOS driver $\begin{aligned} & 00=\text { force high (default) } \\ & 01=\text { noninverting } \\ & 10=\text { inverting } \\ & 11=\text { force low } \end{aligned}$ |
|  | 4 | EN_CMOS_2N | Setting this bit enables the OUT2N CMOS driver $0=$ disables the OUT2N CMOS driver (default) 1 = enables OUT2N CMOS driver |
|  | [3:2] | CMOS_2N_PHASE[1:0] | These bits determine the phase of the OUT2N CMOS driver $00=$ force high (default) <br> 01 = noninverting <br> 10 = inverting <br> 11 = force low |
|  | [1:0] | Reserved | 00b = default |

## OUT3 FUNCTIONS (REGISTER 0x27 TO REGISTER 0x2C)

Table 33. Divide Ratio and Phase

| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| 0x27 | [7:0] | OUT3 Divide Ratio[7:0] | Channel 3 10-bit divider value, Bits[7:0] (LSB). Bits[9:8] (MSB) reside in Register 0x28 below. Division $=$ Channel Divider Bits[9:0] +1 . For example, [9:0] $=0$ is divided by 1, [9:0] $=1$ is divided by $2 \ldots[9: 0]=1023$ is divided by 1024 . |
| 0x28 | [7:2] | Reserved | 0x00 = default |
|  | [1:0] | OUT3 Divide Ratio[9:8] | Channel 3 10-bit divider value, Bits[9:8] (MSB). Bits[7:0] (LSB) reside in Register 0x27 above. Division $=$ Channel Divider Bits[9:0] +1 . For example, [9:0] $=0$ is divided by 1, [9:0] $=1$ is divided by $2 \ldots[9: 0]=1023$ is divided by 1024 . |
| 0x29 | [7:0] | OUT3 Phase[7:0] | Channel 3 11-bit phase offset value, Bits[7:0] (LSB). Bits[10:8] (MSB) reside in Register 0x2A below. Phase Offset = Channel Phase Offset Bits[10:0] . For example, [10:0] = 1 is the minimum phase offset of $1 / 2$ the input clock period, $[10: 0]=2$ is a phase offset of one input clock period.... [10:0] = 2047 is a phase offset 2047 times $1 / 2$ the input clock period |
| 0x2A | [7:3] | Reserved | 0x00 = default |
|  | [2:0] | OUT3 Phase[10:8] | Channel 3 11-bit phase offset value, Bits[10:8] (MSB). Bits[7:0] (LSB) reside in Register 0x29 above. Phase Offset $=$ Channel Phase Offset Bits[10:0] . For example, [10:0] $=1$ is the minimum phase offset of $1 / 2$ the input clock period, $[10: 0]=2$ is a phase offset of one input clock period.... [10:0] = 2047 is a phase offset 2047 times $1 / 2$ the input clock period. |

## AD9508

Table 34. Output Driver, Power Down, and Sync

| Address | Bits | Bit Name | Description |
| :---: | :---: | :---: | :---: |
| 0x2B | 7 | PD_3 | Channel 3 power-down |
|  | 6 | SYNCMASK3 | Setting this bit masks OUT3 from the output sync function $0=$ Channel 3 is synchronized during output sync (default) $1=$ Channel 3 is excluded from an output sync |
|  | [5:4] | OUT3 Driver Phase[1:0] | These bits determine the phase of the OUT3 driver $00=$ force high <br> $01=$ noninverting <br> $10=$ inverting <br> 11 = force low |
|  | [3:1] | OUT3 Mode[2:0] | $\begin{aligned} & \text { These bits determine the OUT3 driver mode } \\ & 000=\text { LVDS } 0.5 \times 3.5 \mathrm{~mA} \text { (1/2 amplitude) } \\ & 001=\text { LVDS } 0.75 \times 3.5 \mathrm{~mA} \text { (3/4 amplitude) } \\ & 010=\text { LVDS } 1 \times 3.5 \mathrm{~mA} \text { (default) } \\ & 011=\text { LVDS } 1.25 \times 3.5 \mathrm{~mA}(1.25 \text { amplitude) } \\ & 100=\text { HSTL } 1 \times 3.5 \mathrm{~mA} \text { (normal amplitude) } \\ & 101=\text { HSTL } 2 \times 3.5 \mathrm{~mA} \text { (double amplitude) } \\ & 110=\text { high-Z/CMOS } \\ & 111=\text { high-Z/CMOS } \\ & \hline \end{aligned}$ |
|  | 0 | Reserved | Ob = default |
| 0×2C | 7 | EN_CMOS_3P | Setting this bit enables the OUT3P CMOS driver $0=$ disables the OUT3P CMOS driver (default) 1 = enables OUT3P CMOS driver |
|  | [6:5] | CMOS_3P_PHASE[1:0] | These bits determine the phase of the OUT3P CMOS driver $\begin{aligned} & 00=\text { force high }(\text { default }) \\ & 01=\text { noninverting } \\ & 10=\text { inverting } \\ & 11=\text { force low } \end{aligned}$ |
|  | 4 | EN_CMOS_3N | Setting this bit enables the OUT3N CMOS driver 0 = disables the OUT3N CMOS driver (default) 1 = enables OUT3N CMOS driver |
|  | [3:2] | CMOS_3N_PHASE[1:0] | These bits determine the phase of the OUT3N CMOS driver $00=$ force high (default) <br> 01 = noninverting <br> 10 = inverting <br> 11 = force low |
|  | [1:0] | Reserved | 00b = default |

## PACKAGING AND ORDERING INFORMATION

## OUTLINE DIMENSIONS



FOR PROPER CONNECTION OF THE EXPOSED PAD, REFER TO THE PIN CONFIGURATION A SECTION OF THIS DATA SHEET.

COMPLIANT TO JEDEC STANDARDS MO-220-WGGD.
04-12-2012-A
Figure 60. 24-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
$4 \mathrm{~mm} \times 4 \mathrm{~mm}$ Body, Very Thin Quad (CP-24-7)
Dimensions shown in millimeters
ORDERING GUIDE

| Model $^{1}$ | Temperature Range | Package Description | Package Option |
| :--- | :--- | :--- | :--- |
| AD9508BCPZ $^{\text {AD9508BCPZ-REEL7 }}$ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Lead Frame Chip Scale Package (LFCSP_WQ) | CP-24-7 |
| AD9508/PCBZ | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 24-Lead Lead Frame Chip Scale Package (LFCSP_WQ) | CP-24-7 |

[^1]
## NOTES


[^0]:    ${ }^{1}$ IN_SEL is set for single-ended CMOS mode.
    ${ }^{2}$ N/A means not applicable.

[^1]:    ${ }^{1} \mathrm{Z}=$ RoHS Compliant Part.

