



AZ100LVEL16VT ARIZONA MICROTEK, INC.

ECL/PECL Oscillator Gain Stage & Buffer with Selectable Enable

FEATURES

- High Bandwidth for $\geq 1\text{GHz}$
- **Similar Operation as AZ100LVEL16VR Except in Disabled Condition: Q_{HG} is High**
- Operating Range of 3.0V to 5.5V
- Minimizes External Components
- Selectable Enable Polarity and Threshold (CMOS/TTL or PECL)
- Available in a 3x3 mm or 2x2 mm MLP Package

PACKAGE AVAILABILITY

PACKAGE	PART NO.	MARKING
MLP 8	AZ100LVEL16VTNA	TNA
MLP 8 T&R	AZ100LVEL16VTNAR1	TNA
MLP 8	AZ100LVEL16VTNB	TNB
MLP 8 T&R	AZ100LVEL16VTNBR1	TNB
MLP 8	AZ100LVEL16VTNC	TNC
MLP 8 T&R	AZ100LVEL16VTNCR1	TNC
MLP 16	AZ100LVEL16VTL	AZM16T
MLP 16 T&R	AZ100LVEL16VTLR1	AZM16T
MLP 16 T&R	AZ100LVEL16VTLR2	AZM16T
DIE	AZ100LVEL16VTX	N/A

DESCRIPTION

The AZ100LVEL16VT is a specialized oscillator gain stage with high gain output buffer including an enable. The Q_{HG}/Q̄_{HG} outputs have a voltage gain several times greater than the Q/Q̄ outputs.

MLP 16, 3x3 mm Package (VTL) or DIE (VTX)

The AZ100LVEL16VTL and AZ100LVEL16VTX provide a selectable enable input (EN) that allows continuous oscillator operation. See truth table for the Enable function. If Enable pull-up is desired in the CMOS/TTL mode, an external $\leq 20\text{ k}\Omega$ resistor connecting EN to V_{CC} will override the on-chip pull-down resistor. When disabled, the Q_{HG} output is forced high and the Q̄_{HG} output is forced low. The AZ100LVEL16VTL/VTX also provides a V_{BB} and 470 Ω internal bias resistors from D to V_{BB} and D̄ to V_{BB}. The V_{BB} pin can support 1.5 mA sink/source current. Bypassing V_{BB} to ground with a 0.01 μF capacitor is recommended.

The outputs Q and Q̄ each have a selectable on-chip pull-down current source. See truth table below for current source functions. External resistors may also be used to increase pull-down current to a maximum total of 25 mA.

Outputs Q_{HG} and Q̄_{HG} each have an optional on-chip pull-down current source of 10 mA. When pad/pin V_{EEP} is left open (NC), the output current sources are disabled and the Q_{HG}/Q̄_{HG} operate as standard PECL/ECL. When V_{EEP} is connected to V_{EE}, the current sources are activated. The Q_{HG}/Q̄_{HG} pull-down current can be decreased, by using a resistor to connect V_{EEP} to V_{EE}. (See graph on page 5.)

MLP 8, 2x2 mm Package, VTNA, VTNB & VTNC Versions

All MLP 8, 2x2mm versions of the AZ100LVEL16VT provide an enable input that allows continuous oscillator operation. VTNA and VTNB utilize an enable (EN̄) that operates in the PECL/ECL mode. When the EN̄ input is LOW, the Q and Q_{HG}/Q̄_{HG} outputs follow the data inputs. When EN̄ is HIGH, the Q_{HG} output is forced high and the Q̄_{HG} output is forced low. VTNC utilizes an enable (EN) that operates in the CMOS/TTL mode. When the EN input is HIGH, the Q and Q_{HG}/Q̄_{HG} outputs follow the data inputs. When EN is LOW, the Q_{HG} output is forced high and the Q̄_{HG} output is forced low.

For VTNA, both D and D̄ inputs are brought out and tied to the V_{BB} pin through 470 Ω internal bias resistors. In VTNB and VTNC, the D̄ input is internally tied directly to the V_{BB} pin and the D input is tied to the V_{BB} pin through a 470 Ω internal bias resistor. Bypassing V_{BB} to ground with a 0.01 μF capacitor is recommended.

All MLP 8, 2x2mm versions (VTNA, VTNB & VTNC) have the Q, Q_{HG}, and Q̄_{HG} current sources disabled, while the Q̄ output operates with a 4 mA current source to V_{EE}.

NOTE: Specifications in the ECL/PECL tables are valid when thermal equilibrium is established.

AZ100LVEL16VT


ENABLE TRUTH TABLE
MLP 16 (VTNL) or DIE (VTNX)

EN-SEL	EN	Q/Q	Q _{HG}	Q̄ _{HG}
NC	PECL Low, V _{EE} or NC	Data	Data	Data
NC	PECL High or V _{CC}	Data	High	Low
V _{EE} *	CMOS Low or V _{EE}	Data	High	Low
V _{EE} *	CMOS High or V _{CC}	Data	Data	Data
V _{EE} *	NC, no external pull-up	Data	High	Low
V _{EE} *	NC, with $\leq 20\text{k}\Omega$ to V _{CC}	Data	Data	Data

*Connections to V_{CC} or V_{EE} must be less than 1Ω.

PIN DESCRIPTION

PIN	FUNCTION
D/̄D	Data Inputs
Q/̄Q	Data Outputs
Q _{HG} /̄Q _{HG}	Data Outputs w/High Gain
V _{BB}	Reference Voltage Output
EN-SEL	Selects Enable Logic
EN/̄EN	Enable Input
CS-SEL	Selects Q and ̄Q Current Source Magnitude
V _{EEP}	Optional Q _{HG} and ̄Q _{HG} Current Sources
V _{EE}	Negative Supply
V _{CC}	Positive Supply



MLP 16 (VTNL) or DIE (VTNX)

CURRENT SOURCE TRUTH TABLE
MLP 16 (VTNL) or DIE (VTNX)

CS-SEL	Q	Q̄
NC	4mA typ.	4mA typ.
V _{EE} *	8mA typ.	8mA typ.
V _{CC} *	0	4mA typ.

*Connections to V_{CC} or V_{EE} must be less than 1Ω.

Absolute Maximum Ratings are those values beyond which device life may be impaired.


Symbol	Characteristic	Rating	Unit
V _{CC}	PECL Power Supply (V _{EE} = 0V)	0 to +8.0	Vdc
V _I	PECL Input Voltage (V _{EE} = 0V)	0 to +6.0	Vdc
V _{EE}	ECL Power Supply (V _{CC} = 0V)	-8.0 to 0	Vdc
V _I	ECL Input Voltage (V _{CC} = 0V)	-6.0 to 0	Vdc
I _{OUT}	Output Current Q _{HG} /̄Q _{HG} --- Continuous	50	mA
	--- Surge	100	
	Output Current Q/Q --- Continuous	25	
--- Surge	50		
T _A	Operating Temperature Range	-40 to +85	°C
T _{STG}	Storage Temperature Range	-65 to +150	°C


AZ100LVEL16VT

AC Characteristics ($V_{EE} = -3.0V$ to $-5.5V$; $V_{CC} = GND$ or $V_{EE} = GND$; $V_{CC} = +3.0V$ to $+5.5V$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max										
t_{PLH} / t_{PHL}	Propagation Delay D to Q/Q Outputs ¹ (SE) D to Q_{HG}/\bar{Q}_{HG} Outputs ¹ (SE)			400 550			400 550			400 550			430 630	ps
t_{SKEW}	Duty Cycle Skew ² (SE)		5	20		5	20		5	20		5	20	ps
V_{PP}	Minimum Input Swing ³ DIFF SE	80 160			80 160			80 160			80 160			mV
t_r / t_f	Output Rise/Fall Times ¹ (20% - 80%)	100		260	100		260	100		260	100		260	ps


- For VTL and VTX, output specified with V_{EEP} and CS-SEL connected to V_{EE} with an AC coupled 50Ω load. For VTNA, VTNB & VTNC, AC coupled 50Ω on \bar{Q} to $V_{CC} - 2V$ and DC coupled 50Ω to $V_{CC} - 2V$ on Q_{HG}/\bar{Q}_{HG} .
- Duty cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device.
- V_{PP} is the minimum peak-to-peak input swing for which AC parameters guaranteed. The device has a voltage gain of ≈ 20 to Q/Q outputs and a voltage gain of ≈ 100 to Q_{HG}/\bar{Q}_{HG} outputs.







Bottom Center Pad may be left open or tied to V_{EE}

ADJUSTABLE HIGH GAIN OUTPUT CURRENT





AZ100LVEL16VT

LOGIC DIAGRAMS AND PINOUTS FOR 2x2mm PACKAGE





EN operation follows PECL functionality.
See Timing Diagram above.

Bottom Center Pad is the V_{EE} return.



EN operation follows PECL functionality.
See Timing Diagram above.

Bottom Center Pad may be left open or tied to V_{EE}. Pin 4 is the V_{EE} return.




EN operation follows CMOS/TTL functionality. See Timing Diagram above.

Bottom Center Pad may be left open or tied to V_{EE}. Pin 4 is the V_{EE} return.

AZ100LVEL16VT

DIE PAD COORDINATES

AZ100LVEL16VT DIE:




PAD CENTER COORDINATES


NAME	PAD DESIGNATION	X(Microns)	Y(Microns)
A	D	-342.5	312.5
B	\bar{D}	-342.5	144.5
C	V_{BB}	-342.5	-87.0
D	EN	-342.5	-255.0
E	V_{EE}	-33.5	-312.5
F	V_{EEP}	126.5	-312.5
G	EN-SEL	312.5	-248.5
H	\bar{Q}_{HG}	312.5	-98.5
I	Q_{HG}	312.5	51.5
J	CS-SEL	312.5	201.5
K	V_{CC}	302.5	342.5
L	Q	142.5	342.5
M	\bar{Q}	-140.5	342.5

AZ100LVEL16VT


PACKAGE DIAGRAM
MLP 8 DUAL 2x2mm



TOP VIEW




BOTTOM VIEW



SIDE VIEW

Note: All dimensions are in mm

**PACKAGE DIAGRAM
MLP 16**

**NOTES:**

1. DIMENSIONING AND TOLERANCING CONFORM TO ASME T14-1994.
2. THE TERMINAL #1 AND PAD NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012.
3. DIMENSION b APPLIES TO METALLIZED PAD AND IS MEASURED BETWEEN 0.25 AND 0.30mm FROM THE PAD TIP.
4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS

DIM	MILLIMETERS	
	MIN	MAX
A	0.80	1.00
A1	0.00	0.05
A3	0.25 REF	
b	0.18	0.30
D	2.90	3.10
D2	0.25	1.95
E	2.90	3.10
E2	0.25	1.95
e	0.50 BSC	
L	0.30	0.50
aaa		0.25
bbb		0.10
ccc		0.10

AZ100LVEL16VT

Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.