

BTS5241-2L

Smart High-Side Power Switch
PROFET

Automotive Power



Never stop thinking

Table of Contents

| | | |
|----------|---|-----------|
| 1 | Block Diagram | 5 |
| 1.1 | Terms | 5 |
| 2 | Pin Configuration | 6 |
| 2.1 | Pin Assignment BTS5241-2L | 6 |
| 2.2 | Pin Definitions and Functions | 6 |
| 3 | Electrical Characteristics | 7 |
| 3.1 | Maximum Ratings | 7 |
| 4 | Block Description and Electrical Characteristics | 9 |
| 4.1 | Power Stages | 9 |
| 4.1.1 | Output On-State Resistance | 9 |
| 4.1.2 | Input Circuit | 9 |
| 4.1.3 | Inductive Output Clamp | 10 |
| 4.1.4 | Electrical Characteristics | 12 |
| 4.2 | Protection Functions | 14 |
| 4.2.1 | Over-Load Protection | 14 |
| 4.2.2 | Reverse Polarity Protection | 14 |
| 4.2.3 | Overvoltage Protection | 14 |
| 4.2.4 | Loss of Ground Protection | 15 |
| 4.2.5 | Electrical Characteristics | 16 |
| 4.3 | Diagnosis | 17 |
| 4.3.1 | ON-State Diagnosis | 18 |
| 4.3.2 | OFF-State Diagnosis | 18 |
| 4.3.3 | Sense Enable Function | 19 |
| 4.3.4 | Electrical Characteristics | 20 |
| 5 | Package Outlines BTS5241-2L | 22 |
| 6 | Revision History | 23 |

Smart High-Side Power Switch PROFET


BTS5241-2L



Overview

Basic Features

- Very low standby current
- 3.3 V and 5 V compatible logic pins
- Improved Electromagnetic Compatibility (EMC)
- Stable behavior at Undervoltage
- Logic ground independent from load ground
- Secure load turn-off while logic ground disconnected
- Optimized inverse current capability
- Green Product (RoHS compliant)
- AEC Qualified



PG-DSO-12-9

Description

The BTS5241-2L is a dual channel high-side power switch (two times 25 mΩ) in PG-DSO-12-9 power package providing embedded protective functions.

The Enhanced IntelliSense pins IS1 and IS2 provide a sophisticated diagnostic feedback signal including current sense function and open load in off state. The diagnosis signals can be switched on and off by the sense enable pin SEN.

An integrated ground resistor as well as integrated resistors at each input pin (IN1, IN2, SEN) reduce external components to a minimum.

The power transistor is built by a N-channel vertical power MOSFET with charge pump. The inputs are ground referenced CMOS compatible. The device is monolithically integrated in Smart SIPMOS technology.

Product Summary

| | | |
|---|---------------|-------------|
| Operating voltage | $V_{bb(ON)}$ | 4.5 .. 28 V |
| Overvoltage protection | $V_{bb(AZ)}$ | 41 V |
| On-State resistance ($T_j = 150\text{ °C}$) | $R_{DS(ON)}$ | 50 mΩ |
| Nominal load current (one channel active) | $I_{L(nom)}$ | 5.7 A |
| Current limitation | $I_{L(LIM)}$ | 40 A |
| Current limitation repetitive | $I_{L(SCR)}$ | 9.5 A |
| Stand-by current for whole device with load | $I_{bb(OFF)}$ | 7.5 μA |

| Type | Package | Marking |
|------------|-------------|------------|
| BTS5241-2L | PG-DSO-12-9 | BTS5241-2L |

Protective Functions

- Reverse battery protection without external components
- Short circuit protection
- Over-load protection
- Multi-step current limitation
- Thermal shutdown with restart
- Thermal restart at reduced current limitation
- Overvoltage protection without external resistor
- Loss of ground protection
- Electrostatic discharge protection (ESD)

Diagnostic Functions

- Enable function for diagnosis pins (IS1 and IS2)
- Proportional load current sense signal by current source
- Open load detection in ON-state by load current sense
- Open load detection in OFF-state by voltage source
- Feedback on Overtemperature and current limitation in ON-state

Applications

- μ C compatible high-side power switch with diagnostic feedback for 12 V grounded loads
- All types of resistive, inductive and capacitive loads
- Most suitable for loads with high inrush currents, so as lamps
- Replaces electromechanical relays, fuses and discrete circuits

1 Block Diagram




Figure 1 Block Diagram

1.1 Terms

Following figure shows all terms used in this data sheet.




Figure 2 Terms

Channel related symbols without channel number are valid for each channel separately.

2 Pin Configuration

2.1 Pin Assignment BTS5241-2L




Figure 3 Pin Configuration PG-DSO-12-9

2.2 Pin Definitions and Functions

| Pin | Symbol | I/O | Function |
|--------------------|--------|-----|---|
| 2 | IN1 | I | Input signal for channel 1 |
| 5 | IN2 | I | Input signal for channel 2 |
| 3 | IS1 | O | Diagnosis output signal channel 1 |
| 4 | IS2 | O | Diagnosis output signal channel 2 |
| 7 | SEN | I | Sense Enable input for channel 1&2 |
| 10,11 | OUT1 | O | Protected high-side power output channel 1 ¹⁾ |
| 8, 9 | OUT2 | O | Protected high-side power output channel 2 ¹⁾ |
| 1 | GND | – | Ground connection |
| 6,12, heat slug | VBB | – | Positive power supply for logic supply as well as output power supply |

1) All output pins of a channel have to be connected together on the PCB. PCB traces have to be designed to withstand the maximum current which can flow

3 Electrical Characteristics

3.1 Maximum Ratings

Stresses above the ones listed here may cause permanent damage to the device. Exposure to maximum rating conditions for extended periods may affect device reliability.

$T_j = 25\text{ °C}$ (unless otherwise specified)

| Pos. | Parameter | Symbol | Limit Values | | Unit | Test Conditions |
|---------------------------|---|--------------|----------------|--------------|------|--|
| | | | min. | max. | | |
| Supply Voltage | | | | | | |
| 3.1.1 | Supply voltage | V_{bb} | -16 | 28 | V | |
| 3.1.2 | Supply voltage for short circuit protection (single pulse) ($T_j = -40\text{ °C} \dots 150\text{ °C}$) | $V_{bb(SC)}$ | 0 | 28 | V | $L = 8\text{ }\mu\text{H}$ $R = 0.2\text{ }\Omega$ ¹⁾ |
| 3.1.3 | Voltage at power transistor | V_{DS} | – | 52 | V | |
| 3.1.4 | Supply Voltage for Load Dump protection | $V_{bb(LD)}$ | – | 53 | V | $R_l = 2\text{ }\Omega$ ²⁾ $R_L = 6.8\text{ }\Omega$ |
| Power Stages | | | | | | |
| 3.1.5 | Load current | I_L | – | $I_{L(LIM)}$ | A | ³⁾ |
| 3.1.6 | Maximum energy dissipation per channel (single pulse) | E_{AS} | – | 0.13 | J | ⁴⁾ $I_{L(0)} = 5.5\text{ A}$ $T_{j(0)} = 150\text{ °C}$ $V_{bb} = 12\text{ V}$ |
| 3.1.7 | Total power dissipation (DC) for whole device | P_{tot} | – | 2.0 | W | ⁵⁾ $T_a = 85\text{ °C}$ $T_j \leq 150\text{ °C}$ |
| Logic Pins | | | | | | |
| 3.1.8 | Voltage at input pin | V_{IN} | -5 -16 | 19 | V | $t \leq 2\text{ min.}$ |
| 3.1.9 | Current through input pin | I_{IN} | -2.0 -8.0 | 2.0 | mA | $t \leq 2\text{ min.}$ |
| 3.1.10 | Voltage at sense enable pin | V_{SEN} | -5 -16 | 19 | V | $t \leq 2\text{ min.}$ |
| 3.1.11 | Current through sense enable pin | I_{SEN} | -2.0 -8.0 | 2.0 | mA | $t \leq 2\text{ min.}$ |
| 3.1.12 | Current through sense pin | I_{IS} | -25 | 10 | mA | |
| Temperatures | | | | | | |
| 3.1.13 | Junction temperature | T_j | -40 | 150 | °C | |
| 3.1.14 | Dynamic temperature increase while switching | ΔT_j | – | 60 | °C | |
| 3.1.15 | Storage temperature | T_{stg} | -55 | 150 | °C | |
| ESD Susceptibility | | | | | | |
| 3.1.16 | ESD susceptibility HBM | V_{ESD} | -1 -2 -4 | 1 2 4 | kV | according to EIA/JESD 22-A 114B |
| | | IN, SEN | | | | |
| | | IS | | | | |
| | | OUT | | | | |

Electrical Characteristics Maximum Ratings

- 1) R and L describe the complete circuit impedance including line, contact and generator impedances
- 2) Load Dump is specified in ISO 7637, R_i is the internal resistance of the Load Dump pulse generator
- 3) Current limitation is a protection feature. Operation in current limitation is considered as “outside” normal operating range. Protection features are not designed for continuous repetitive operation.
- 4) Pulse shape represents inductive switch off: $I_L(t) = I_L(0) * (1 - t / t_{peak})$; $0 < t < t_{peak}$
- 5) Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm² copper heatsinking area (one layer, 70 μm thick) for V_{bb} connection. PCB is vertical without blown air.

4 Block Description and Electrical Characteristics

4.1 Power Stages

The power stages are built by a N-channel vertical power MOSFET (DMOS) with charge pump.

4.1.1 Output On-State Resistance

The On-state resistance $R_{DS(ON)}$ depends on the supply voltage as well as the junction temperature T_j . **Figure 4** shows these dependencies for the typical On-state resistance. The On-state resistance in reverse polarity mode is described in **Section 4.2.2**.




Figure 4 Typical On-State Resistance

4.1.2 Input Circuit

Figure 5 shows the input circuit of the BTS5241-2L. There is an integrated input resistor that makes external components obsolete. The current source to ground ensures that the device switches off in case of open input pin. The zener diode protects the input circuit against ESD pulses.




Figure 5 Input Circuit (IN1 and IN2)

A high signal at the input pin causes the power DMOS to switch on with a dedicated slope, which is optimized in terms of EMC emission.




Figure 6 Switching a Load (resistive)

4.1.3 Inductive Output Clamp

When switching off inductive loads with high-side switches, the potential at pin OUT drops below ground potential, because the inductance intends to continue driving the current.




Figure 7 Output Clamp (OUT1 and OUT2)

To prevent destruction of the device, there is a voltage clamp mechanism implemented that keeps that negative output voltage at a certain level ($V_{OUT(CL)}$). See Figure 7 and Figure 8 for details. Nevertheless, the maximum allowed load inductance is limited.




Figure 8 Switching an Inductance

Maximum Load Inductance

While demagnetization of inductive loads, energy has to be dissipated in the BTS5241-2L. This energy can be calculated with following equation:

$$E = (V_{bb} + |V_{OUT(CL)}|) \cdot \left[\frac{-|V_{OUT(CL)}|}{R_L} \cdot \ln \left(1 + \frac{R_L \cdot I_L}{|V_{OUT(CL)}|} \right) + I_L \right] \cdot \frac{L}{R_L}$$

Following equation simplifies under the assumption of $R_L = 0$:

$$E = \frac{1}{2} L I_L^2 \cdot \left(1 + \frac{V_{bb}}{|V_{OUT(CL)}|} \right)$$

The energy, which is converted into heat, is limited by the thermal design of the component. See Figure 9 for the maximum allowed energy dissipation.




Figure 9 Maximum energy dissipation single pulse, $T_{j,Start} = 150^{\circ}\text{C}$; $V_{BB} = 12\text{V}$

Block Description and Electrical Characteristics Power Stages
4.1.4 Electrical Characteristics
 $V_{bb} = 9\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$ (unless otherwise specified)

 typical values: $V_{bb} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Test Conditions |
|-------------------------------|---|-----------------|--------------|------|------|---------------|---|
| | | | min. | typ. | max. | | |
| General | | | | | | | |
| 4.1.1 | Operating voltage | V_{bb} | 4.5 | – | 28 | V | $V_{IN} = 4.5\text{ V}$ $R_L = 12\ \Omega$ $V_{DS} < 0.5\text{ V}$ |
| 4.1.2 | Operating current one channel all channels | I_{GND} | – | 1.5 | 4 | mA | $V_{IN} = 5\text{ V}$ |
| | | | – | 2.8 | 8 | | |
| 4.1.3 | Stand-by current for whole device with load | $I_{bb(OFF)}$ | – | 5 | 7.5 | μA | $V_{IN} = 0\text{ V}$ $V_{SEN} = 0\text{ V}$ $V_{OUT} < V_{OUT(OL)}$ $T_j = 25\text{ °C}$ $T_j = 105\text{ °C}^{1)}$ $T_j = 150\text{ °C}$ |
| | | | – | – | 7.5 | | |
| | | | – | – | 19 | | |
| | | | – | – | – | | |
| Output characteristics | | | | | | | |
| 4.1.4 | On-State resistance per channel | $R_{DS(ON)}$ | – | 19 | 25 | m Ω | $I_L = 5\text{ A}$ $T_j = 25\text{ °C}$ $T_j = 150\text{ °C}$ |
| | | | – | 35 | 48 | | |
| 4.1.5 | Output voltage drop limitation at small load currents | $V_{DS(NL)}$ | – | 40 | – | mV | $I_L < 0.5\text{ A}$ |
| 4.1.6 | Nominal load current per channel one channel active two channels active | $I_{L(nom)}$ | 5.7 | – | – | A | $T_a = 85\text{ °C}$ $T_j \leq 150\text{ °C}^{2) 3)}$ |
| | | | 4.4 | – | – | | |
| | ISO load current per channel one channel active two channels active | $I_{L(ISO)}$ | 12.7 | – | – | A | $T_c = 85\text{ °C}$ $V_{DS} = 0.5\text{ V}^{3)}$ |
| | | | 12.7 | – | – | | |
| 4.1.7 | Output clamp | $V_{OUT(CL)}$ | -24 | -20 | -17 | V | $I_L = 40\text{ mA}$ |
| 4.1.8 | Output leakage current per channel | $I_{L(OFF)}$ | – | 1.5 | 8 | μA | $V_{IN} = 0\text{ V}$ |
| 4.1.9 | Inverse current capability | $-I_{L(inv)}$ | – | 3 | – | A | ¹⁾ |
| Thermal Resistance | | | | | | | |
| 4.1.10 | Junction to case | Rthjc | - | - | 2.2 | K/W | |
| 4.1.11 | Junction to ambient one channel active all channels active | Rthja | - | 40 | - | | ²⁾ |
| | | | - | 33 | - | | |
| Input characteristics | | | | | | | |
| 4.1.12 | Input resistance | R_{IN} | 2.3 | 3.6 | 5.3 | k Ω | |
| 4.1.13 | L-input level | $V_{IN(L)}$ | -0.3 | | 1.0 | V | |
| 4.1.14 | H-input level | $V_{IN(H)}$ | 2.6 | | 17 | V | |
| 4.1.15 | Input hysteresis | ΔV_{IN} | | 0.4 | | V | ¹⁾ |
| 4.1.16 | L-input current | $I_{IN(L)}$ | 3 | | 75 | μA | $V_{IN} = 0.4\text{ V}$ |
| 4.1.17 | H-input current | $I_{IN(H)}$ | 10 | 38 | 75 | μA | $V_{IN} = 5\text{ V}$ |

Block Description and Electrical Characteristics Power Stages

$V_{bb} = 9\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$ (unless otherwise specified)
typical values: $V_{bb} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Test Conditions |
|----------------|-------------------------------|----------------|--------------|------|------|------------------------|--|
| | | | min. | typ. | max. | | |
| Timings | | | | | | | |
| 4.1.18 | Turn-on time to 90% V_{bb} | t_{ON} | | 120 | 250 | μs | $R_L = 12\ \Omega$ $V_{bb} = 13.5\text{ V}$ |
| 4.1.19 | Turn-off time to 10% V_{bb} | t_{OFF} | | 135 | 250 | μs | $R_L = 12\ \Omega$ $V_{bb} = 13.5\text{ V}$ |
| 4.1.20 | slew rate 30% to 70% V_{bb} | dV/dt_{ON} | 0.1 | 0.25 | 0.5 | $\text{V}/\mu\text{s}$ | $R_L = 12\ \Omega$ $V_{bb} = 13.5\text{ V}$ |
| 4.1.21 | slew rate 70% to 30% V_{bb} | $-dV/dt_{OFF}$ | 0.1 | 0.25 | 0.5 | $\text{V}/\mu\text{s}$ | $R_L = 12\ \Omega$ $V_{bb} = 13.5\text{ V}$ |

- 1) Not subject to production test, specified by design
- 2) Device mounted on PCB (50 mm x 50 mm x 1.5mm epoxy, FR4) with 6 cm² copper heatsinking area (one layer, 70 μm thick) for V_{bb} connection. PCB is vertical without blown air.
- 3) Not subject to production test, parameters are calculated from $R_{DS(ON)}$ and R_{th}

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing.

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

4.2 Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are neither designed for continuous nor repetitive operation.

4.2.1 Over-Load Protection

The load current I_{OUT} is limited by the device itself in case of over-load or short circuit to ground. There are two steps of current limitation which are selected automatically depending on the voltage V_{DS} across the power DMOS. Please note that the voltage at the OUT pin is $V_{bb} - V_{DS}$. Please refer to the following figure for details.




Figure 10 Current Limitation (minimum values)

Current limitation is realized by increasing the resistance of the device which leads to rapid temperature rise inside. A temperature sensor for each channel causes an over-heated channel to switch off to prevent destruction. After cooling down with thermal hysteresis, the channel switches on again. Please refer to [Figure 11](#) for details.




Figure 11 Shut Down by Overtemperature

In short circuit condition, the load current is initially limited to $I_{L(LIM)}$. After thermal restart, the current limitation level is reduced to $I_{L(SCr)}$. The current limitation level is reset to $I_{L(LIM)}$ by switching off the device ($V_{IN} = 0$ V).

4.2.2 Reverse Polarity Protection

The reverse current through the power transistors has to be limited by the connected loads. Additional power is dissipated by the integrated ground resistor. The current trough sense pins IS1 and IS2 has to be limited (please refer to maximum ratings on [Page 7](#)). The temperature protection is not active during reverse polarity.

4.2.3 Overvoltage Protection

In addition to the output clamp for inductive loads as described in [Section 4.1.3](#), there is a clamp mechanism for overvoltage protection. Because of the integrated ground resistor, overvoltage protection does not require external components.

As shown in [Figure 12](#), in case of supply voltages greater than $V_{bb(AZ)}$, the power transistors switch on, and the voltage across logic part is clamped. As a result, the internal ground potential rises to $V_{bb} - V_{bb(AZ)}$. Due to the ESD zener diodes, the potential at pin IN1, IN2 and SEN rises almost to that potential, depending on the impedance of the connected circuitry.




Figure 12 Overvoltage Protection

4.2.4 Loss of Ground Protection

In case of complete loss of the device ground connections, but connected load ground, the BTS5241-2L securely changes to or keeps in off state.

4.2.5 Electrical Characteristics

$V_{bb} = 9\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$ (unless otherwise specified)
typical values: $V_{bb} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Test Conditions |
|-----------------------------|--|----------------|--------------|-------------------|------|----------|--|
| | | | min. | typ. | max. | | |
| Over-Load Protection | | | | | | | |
| 4.2.1 | Load current limitation | $I_{L(LIM)}$ | 40 | – | 55 | A | |
| 4.2.2 | Repetitive short circuit current limitation | $I_{L(SCr)}$ | – | 9.5 | – | A | $T_j = T_{j(SC)}^{1)}$ |
| 4.2.3 | Initial short circuit shut down time | $t_{OFF(SC)}$ | – | 0.7 | – | ms | $T_{jStart} = 25\text{ °C }^{1)}$ |
| 4.2.4 | Thermal shut down temperature | $T_{j(SC)}$ | 150 | 170 ¹⁾ | – | °C | |
| 4.2.5 | Thermal hysteresis | ΔT_j | – | 7 | – | K | ¹⁾ |
| Reverse Battery | | | | | | | |
| 4.2.6 | Drain source voltage during reverse polarity | $-V_{DS(REV)}$ | – | – | 800 | mV | $I_L = -3.5\text{ A}$ |
| 4.2.7 | Reverse current through GND pin | $-I_{GND}$ | – | 70 | – | mA | $V_{bb} = -13.5\text{ V }^{1)}$ |
| Ground Circuit | | | | | | | |
| 4.2.8 | Integrated Resistor in GND line | R_{GND} | 120 | 175 | 260 | Ω | – |
| Overvoltage | | | | | | | |
| 4.2.9 | Overvoltage protection | $V_{bb(AZ)}$ | 41 | 47 | 53 | V | $I_{bb} = 150\mu\text{A}$ |
| Loss of GND | | | | | | | |
| 4.2.10 | Output current while GND disconnected | $I_{L(GND)}$ | – | – | 1 | mA | $I_{IN} = 0^{1) 2)}$ $I_{SEN} = 0$ $I_{GND} = 0$ $I_{IS} = 0$ |

1) Not subject to production test, specified by design

2) no connection at these pins

4.3 Diagnosis

For diagnosis purpose, the BTS5241-2L provides an Enhanced IntelliSense signal at pins IS1 and IS2 that is enabled by pin SEN. The current sense signal I_{IS} , a proportional signal to the load current (ratio $k_{ILIS} = I_L / I_{IS}$), is provided as long as no failure mode occurs. In case of open load in OFF-state, the voltage $V_{IS(fault)}$ is fed to the diagnosis pin.




Figure 13 Block Diagram: Diagnosis

Table 1 Truth Table

| Operation Mode | Input Level | Output Level | Diagnostic Output | |
|---------------------------|-------------|-----------------|---------------------------|---------|
| | | | SEN = H | SEN = L |
| Normal Operation (OFF) | L | Z | Z | Z |
| Short Circuit to GND | | GND | Z | Z |
| Overtemperature | | Z | Z | Z |
| Short Circuit to V_{bb} | | V_{bb} | $V_{IS} = V_{IS(fault)}$ | Z |
| Open Load | | $< V_{OUT(OL)}$ | Z | Z |
| | | $> V_{OUT(OL)}$ | $V_{IS} = V_{IS(fault)}$ | Z |
| Normal Operation (ON) | H | $\sim V_{bb}$ | $I_{IS} = I_L / k_{ILIS}$ | Z |
| Current Limitation | | $< V_{bb}$ | Z | Z |
| Short Circuit to GND | | $\sim GND$ | Z | Z |
| Overtemperature | | Z | Z | Z |
| Short Circuit to V_{bb} | | V_{bb} | $I_{IS} < I_L / k_{ILIS}$ | Z |
| Open Load | | $\sim V_{bb}$ | Z | Z |

L = Low Level, H = High Level, Z = high impedance, potential depends on leakage currents and external circuit

4.3.1 ON-State Diagnosis

The standard diagnosis signal is a current sense signal proportional to the load current. The accuracy of the ratio ($k_{ILIS} = I_L / I_{IS}$) depends on the temperature. Please refer to **Figure 14** for details. Usually a resistor R_{IS} is connected to the current sense pin. It is recommended to use sense resistors $R_{IS} > 500 \Omega$. A typical value is 4.7 k Ω




Figure 14 Current sense ratio k_{ILIS} ¹⁾

In case of over-current as well as overtemperature, the current sense signal is switched off. As a result, one threshold is enough to distinguish between normal and faulty operation. Open load and over-load can be differentiated by switching off the channel and using open-load detection in off-state.

Details about timings between the diagnosis signal I_{IS} and the output voltage V_{OUT} and the load current I_L in ON-state can be found in **Figure 15**.




Figure 15 Timing of Diagnosis Signal in ON-state

4.3.2 OFF-State Diagnosis

Details about timings between the diagnosis signal I_{IS} and the output voltage V_{OUT} and the load current I_L in OFF-state can be found in **Figure 16**.

1) The curves show the behavior based on characterization data. The marked points are guaranteed in this Data Sheet in **Section 4.3.4** (Position **4.3.7**).




Figure 16 Timing of Diagnosis Signal in OFF-state

For open load diagnosis in off-state an external output pull-up resistor (R_{OL}) is necessary, because the integrated pull-down current $I_{L(PD)}$ causes secure suppression of the open load condition as long as no pull-up resistor is activated. For calculation of the pull-up resistor, the pull-down current $I_{L(PD)}$ and the open load threshold voltage $V_{OUT(OL)}$ has to be taken into account.

$$R_{OL} = \frac{V_{bb(min)} - V_{OUT(OL,max)}}{I_{L(PD,max)} + I_{leakage}}$$

$I_{leakage}$ defines the leakage current in the complete system e.g. caused by humidity. $V_{bb(min)}$ is the minimum supply voltage at which the open load diagnosis in off-state must be ensured.

To reduce the stand-by current of the system, an open load resistor switch (S_{OL}) is recommended.

4.3.3 Sense Enable Function

The diagnosis signals can be switched off by a low signal at sense enable pin (SEN). See [Figure 17](#) for details on the timing between SEN pin and diagnosis signal I_{IS} . Please note that the diagnosis is enabled, when no signal is provided at pin SEN.




Figure 17 Timing of Sense Enable Signal

The SEN pin circuit is designed equal to the input pin. Please refer to [Figure 5](#) for details. The resistors R_{lim} are recommended to limit the current through the sense pins IS1 and IS2 in case of reverse polarity and overvoltage. The stand-by current of the BTS5241-2L is minimized, when both input pins (IN1 and IN2) and the sense enable pin (SEN) are on low level or left open and $V_{OUT} < V_{OUT(OL)}$. In case of open load in off-state ($V_{OUT} > V_{OUT(OL)}$ and $V_{IN} = 0$ V), diagnosis tries to switch on automatically which causes an increase in supply current. To reduce the stand-by current to a minimum, the open load condition has to be suppressed by opening S_{OL} .

4.3.4 Electrical Characteristics

$V_{bb} = 9\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$, $V_{SEN} = 5\text{ V}$ (unless otherwise specified)
typical values: $V_{bb} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Test Conditions |
|-------------------------------|--|-----------------|--------------|------|------|---------------|--|
| | | | min. | typ. | max. | | |
| Open Load at OFF state | | | | | | | |
| 4.3.1 | Open load detection threshold voltage | $V_{OUT(OL)}$ | 2.0 | 3.2 | 4.4 | V | |
| 4.3.2 | Integrated output pull-down current | $-I_{L(PD)}$ | 200 | 300 | 400 | μA | $V_{OUT} > V_{OUT(OL)}$ |
| 4.3.3 | Sense signal in case of open load | $V_{IS(fault)}$ | 5.0 | 6.4 | 8 | V | $V_{IN} = 0\text{ V}$ $V_{OUT} = V_{bb}$ $I_{IS} = 1\text{ mA}$ |
| 4.3.4 | Sense signal current limitation | $I_{IS(LIM)}$ | 4 | – | – | mA | $V_{IN} = 0\text{ V}$ $V_{OUT} = V_{bb}$ |
| 4.3.5 | Sense signal invalid after negative input slope | $t_{d(fault)}$ | – | – | 1.2 | ms | $V_{IN} = 5\text{ V to }0\text{ V}$ $V_{OUT} = V_{bb}$ |
| 4.3.6 | Fault signal settling time | $t_{s(fault)}$ | – | – | 200 | μs | $V_{IN} = 0\text{ V}$ $V_{OUT} = 0\text{ V to }> V_{OUT(OL)}$ $I_{IS} = 1\text{ mA}$ |
| Load Current Sense | | | | | | | |
| 4.3.7 | Current sense ratio | k_{ILIS} | – | – | – | – | $V_{IN} = 5\text{ V}$ $T_j = -40\text{ °C}$ |
| | $I_L = 0.5\text{ A}$ | | 4170 | 5420 | 6670 | – | |
| | $I_L = 3.0\text{ A}$ | | 4300 | 4850 | 5400 | – | |
| | $I_L = 6.0\text{ A}$ | | 4350 | 4850 | 5350 | – | |
| | $I_L = 0.5\text{ A}$ | | 4450 | 5250 | 6050 | – | $T_j = 150\text{ °C}$ |
| | $I_L = 3.0\text{ A}$ | | 4500 | 4950 | 5400 | – | |
| | $I_L = 6.0\text{ A}$ | | 4550 | 4950 | 5350 | – | |
| 4.3.8 | Current sense voltage limitation | $V_{IS(LIM)}$ | 5.0 | 6.3 | 7.5 | V | $I_{IS} = 0.5\text{ mA}$ $I_L = 5\text{ A}$ |
| 4.3.9 | Current sense leakage/offset current | $I_{IS(LH)}$ | – | – | 5 | μA | $V_{IN} = 5\text{ V}$ $I_L = 0\text{ A}$ |
| 4.3.10 | Current sense leakage, while diagnosis disabled | $I_{IS(dis)}$ | – | – | 2 | μA | $V_{SEN} = 0\text{ V}$ $I_L = 5\text{ A}$ |
| 4.3.11 | Current sense settling time to I_{IS} static $\pm 10\%$ after positive input slope | $t_{sIS(ON)}$ | – | – | 300 | μs | $V_{IN} = 0\text{ V to }5\text{ V}$ $I_L = 5\text{ A }^1)$ |
| 4.3.12 | Current sense settling time to I_{IS} static $\pm 10\%$ after change of load current | $t_{sIS(LC)}$ | – | – | 50 | μs | $V_{IN} = 5\text{ V}$ $I_L = 3\text{ A to }5\text{ A }^1)$ |
| Sense Enable | | | | | | | |
| 4.3.13 | Input resistance | R_{SEN} | 2.3 | 3.6 | 5.3 | k Ω | – |
| 4.3.14 | L-input level | $V_{SEN(L)}$ | -0.3 | – | 1.0 | V | – |
| 4.3.15 | H-input level | $V_{SEN(H)}$ | 2.6 | – | 17 | V | – |
| 4.3.16 | L-input current | $I_{SEN(L)}$ | 3 | – | 75 | μA | $V_{SEN} = 0.4\text{ V}$ |
| 4.3.17 | H-input current | $I_{SEN(H)}$ | 10 | 38 | 75 | μA | $V_{SEN} = 5\text{ V}$ |

$V_{bb} = 9\text{ V to }16\text{ V}$, $T_j = -40\text{ °C to }+150\text{ °C}$, $V_{SEN} = 5\text{ V}$ (unless otherwise specified)
typical values: $V_{bb} = 13.5\text{ V}$, $T_j = 25\text{ °C}$

| Pos. | Parameter | Symbol | Limit Values | | | Unit | Test Conditions |
|--------|---------------------------------|----------------|--------------|------|------|---------------|---|
| | | | min. | typ. | max. | | |
| 4.3.18 | Current sense settling time | $t_{sIS(SEN)}$ | – | 3 | 10 | μs | $V_{SEN} = 0\text{ V to }5\text{ V}$ $V_{IN} = 0\text{ V}$ $V_{OUT} > V_{OUT(OL)}$ |
| 4.3.19 | Current sense deactivation time | $t_{dIS(SEN)}$ | – | – | 10 | μs | $V_{SEN} = 5\text{ V to }0\text{ V}$ $I_{IS} = 1\text{ mA}$ $R_{IS} = 5\text{ k}\Omega$ ¹⁾ |

1) Not subject to production test, specified by design

5 Package Outlines BTS5241-2L




Figure 18 PG-DSO-12-9 (Plastic Dual Small Outline Package)

Green Product (RoHS compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

6 Revision History

| Revision | Date | Changes |
|----------|------------|--|
| 1.4 | 2008-05-05 | Initial version of RoHS-compliant derivate of BTS5241-2L Page 3: AEC certified statement added Page 3 and Page 20: RoHS compliance statement and Green product feature added Page 3 and Page 20: Package changed to RoHS compliant version Legal Disclaimer updated reversesave feature removed. Modification of the parameter 4.2.6 from 35mΩ resistance to 800mV voltage drop. Change of the Parameter name Page 6 : adding the footnote for output. Connection of the two pins necessary. |

Edition 2008-05-05

**Published by
Infineon Technologies AG
81726 Munich, Germany**

**© 5/5/08 Infineon Technologies AG
All Rights Reserved.**

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.