


# MOSTEK®

## SIX-DECADE COUNTER/DISPLAY DECODER

### MK50398/9(N)

#### FEATURES

- Single power supply
- Schmitt Trigger on the count-input
- Six decades of synchronous up/down counting
- Look-ahead carry or borrow
- Loadable counter
- Multiplexed 7-segment outputs, MK50398
- Multiplexed BCD outputs, MK50399
- Internal scan oscillator




#### DESCRIPTION

The MK50398/9 is an ion-implanted, P-channel MOS six-decade synchronous up/down-counter/display driver with storage latches. The counter can be loaded digit-by-digit with BCD data and has an asynchronous-clear function.

Scanning is controlled by the scan oscillator input which is self-oscillating or can be driven by an external signal. The contents of the counter can be transferred into the 6-digit latch which is then multiplexed from MSD to LSD in BCD or 7-segment format to the output. These devices are intended to interface directly with the standard CMOS logic families.

#### PIN CONNECTIONS

Figure 1



V  
COUNTER  
DISPLAY  
DECODERS

## OPERATION

### SIX-DECADE COUNTER, LATCH

The six-decade counter is synchronously incremented or decremented on the positive edge of the count input signal. A Schmitt trigger on this input provides hysteresis for protection against both a noisy environment and double triggering due to a slow rising edge at the count input.

The count inhibit can be changed in coincidence with the positive transition of the count input. Count inhibit must remain high while the count input is high to inhibit counting.

The counter will increment when the up/down input is high ( $V_{SS}$ ) and will decrement when the up/down input is low. The up/down input can be changed 0.75  $\mu$ s prior to the positive transition of the count input.

The clear input is asynchronous and will reset all decades to zero when brought high but does not affect the six-digit latch or the scan counter.

As long as the store input is low, data is continuously transferred from the counter to the display. Data in the counter will be latched and displayed when the store input is high. Store can be changed in coincidence with the positive transition of the count input.

The counter is loaded digit-by-digit corresponding to the digit strobe outputs. BCD thumb wheel switches with four diodes per decade connected between the digit strobe outputs and the BCD inputs is one method to supply BCD data for loading the counter decades.

The load counter pulse must be at  $V_{SS}$  2 microseconds prior to the positive transition of the digit strobe of the digit to be loaded. The load counter pulse may be removed after the positive transition of the digit strobe since the chip internally latches this signal. The BCD data to be loaded must be valid through the negative transition of the digit strobe.

### INPUTS, OUTPUTS

The seven segment outputs are open drain and capable of sourcing 10mA average current per segment over one digit cycle. Segments are on when at  $V_{SS}$ . The Carry, Equal, Zero, BCD and digit strobe outputs are push-pull and are on when at  $V_{SS}$ . All inputs except Counter BCD and the SCAN input are high-impedance CMOS compatible.

Two basic outputs originate from the counter: Zero output and Carry output. Each output goes high on the positive- ( $V_{SS}$ ) going edge of the count input under the following conditions.

The Zero output goes high for one count period when all decades contain zero. During a load

counter operation, the Zero output is inhibited. The Zero output is on the MK50399 only.

The Carry output goes high with the leading edge of the count input at the count of 000000 when counting up or at 999999 when counting down and goes low with the negative going edge of the same count input. During a load counter operation, the Carry output is inhibited.

A count frequency of 1.5MHz can be achieved if the Zero output and Carry output are not used. These outputs do not respond at this frequency due to their output delay, as illustrated on the timing diagram, Figure 3.

### BCD AND SEVEN-SEGMENT OUTPUTS

BCD or seven-segment outputs are available. Digit strobes are decoded internally by a divide-by-six Johnson counter. This counter scans from MSD to LSD. By bringing the SET input low, this counter will be forced to the MSD decade count. During this time, the segment outputs are blanked to protect against display burn out.

BCD outputs are valid for MSD when SET is low. Applying  $V_{SS}$  to SET allows normal scan to resume. Digit 6 output is active ( $V_{SS}$ ) until the next scan clock pulse brings up the digit 5 output.

The segment outputs and digit strobes are blanked during the interdigit blanking time. Typically, the interdigit blanking time is 3 to 10 microseconds when using the internal scan oscillator.

BCD output data changes at the beginning of the interdigit blanking time. Therefore, the BCD output data is valid when the positive transition of a digit output occurs. BCD outputs are on the MK50399 only.

### SCAN OSCILLATOR

The counters have an internal scan oscillator. The frequency of the scan oscillator is determined by an external capacitor between  $V_{SS}$  or  $V_{DD}$  and the scan input. The wave form present on the scan oscillator input is triangular in the self-oscillate mode. An external oscillator may also be used to drive the scan input.


In the external drive mode, the interdigit blanking time will be the sum of the negative dwell period of the external oscillator and the normal self-oscillate blanking time (3 → 10  $\mu$ sec). Display brightness can be controlled by the duty cycle of the external scan oscillator.

Typically, the scan oscillator will oscillate at the following frequencies with these nominal capacitor values from  $V_{SS}$  to the Scan input.

	Min	Max
820pF	1.4kHz	4.8kHz
470pF	2.0kHz	6.8kHz
120pF	7.0kHz	20kHz

## FUNCTIONAL DIAGRAM

Figure 2



V  
COUNTER  
DISPLAY  
DECODERS

## ABSOLUTE MAXIMUM RATINGS\*

Voltage on Any Terminal Relative to $V_{SS}$ .....	+0.3V to -20V
Operating Temperature Range (Ambient) .....	0°C to +70°C
Storage Temperature Range (Ambient) .....	-40°C to +100°C

\*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## MAXIMUM OPERATING CONDITIONS

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
$T_A$	Operating Temperature	0	70	°C	
$V_{SS}$	Supply Voltage ( $V_{DD} = 0V$ )	10	15	V	
$I_{SS}$	Supply Current		40	mA	1
$B_V$	Break-Down Voltage (Segment only at 10 $\mu A$ )		$V_{SS} - 26$	V	MK50398 only
$P_D$	Power Dissipation		670	mW	2

## ELECTRICAL CHARACTERISTICS

( $V_{DD} = 0V$ ,  $V_{SS} = +10.0V$  to  $+15.0V$ ,  $0^\circ C \leq T_A \leq 70^\circ C$ ) Static Operating Conditions

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
$V_{IL}$	Input Low Voltage, "0"	$V_{DD}$	20% of $V_{SS}$	V	
$V_{IH}$	Input High Voltage "1"	$V_{SS} - 1$	$V_{SS}$	V	3
$V_{OL}$	Output Voltage "0" at 30 $\mu A$		20% of $V_{SS}$	V	4
$V_{OH}$	Output Voltage "1" at 1.5mA	80% of $V_{SS}$		V	4
$I_{OH}$	Output Current "1" Digit strobes Segment outputs	3.0 10.0		mA mA	5 6
$I_{SCAN}$	Scan Input Pullup Current at 0V		5.5	mA	
$I_{SCAN}$	Scan Input Pulldown Current at 15V	2	40	$\mu A$	
$I_{SET}$	SET Input Pullup Current at 0V	5	60	$\mu A$	

### NOTES:


- $I_{SS}$  with inputs and outputs open at 0°C 28mA at 25°C and 25mA at 70°C. This does not include segment current. Total power per segment must be limited so as not to exceed power dissipation of package. ( $\theta_{JA} = 100^\circ C/Watt$ )
- All outputs loaded.
- MIN  $V_{IH}$  from  $C_A C_B C_C C_D$  inputs is  $V_{SS} - 3.5V$ . Those inputs have internal pulldown resistors to  $V_{DD}$ .
- This applies to the push-pull CMOS compatible outputs. Does not include digit strobes or segment outputs.
- For  $V_{OUT} = V_{SS} - 2.0$  volts. Average value over one digit cycle.
- For  $V_{OUT} = V_{SS} - 3.0$  volts. Average value over one digit cycle.
- Measured at 50% duty cycle.
- If Carry or Zero outputs are used, the count frequency will be limited by their respective output times.
- The count pulse width must be greater than the carry access time when using the carry output.
- The positive edge of the count input is the  $t = 0$  reference.
- Measured from negative edge of count input.
- Time to load one digit.

## DYNAMIC OPERATING CONDITIONS

SYM	PARAMETER	MIN	MAX	UNITS	NOTES
f <sub>Cl</sub>	Count Input Frequency	0	1.5	MHz	7,8
f <sub>Sl</sub>	Scan Input Frequency	0	20	kHz	
t <sub>CPW</sub>	Count Pulse Width	325		ns	9
t <sub>SPW</sub>	Store Pulse Width	2.0		μs	
t <sub>SS</sub>	Store Setup Time	0		μs	10
t <sub>CIS</sub>	Count Inhibit Setup Time	0		μs	10
t <sub>UDS</sub>	Up/Down Setup Time	-0.75		μs	10
t <sub>CPW</sub>	Clear Pulse Width	2.0		μs	10
t <sub>CS</sub>	Clear Setup Time	-0.5		μs	10
t <sub>OA</sub>	Zero Access Time		3.0	μs	10 50399 only
t <sub>OH</sub>	Zero Hold Time		1.5	μs	10 50399 only
t <sub>CA</sub>	Carry Access Time		1.5	μs	10
t <sub>CH</sub>	Carry Hold Time		0.9	μs	11
t <sub>L</sub>	Load Time	1/6 f <sub>Sl</sub>			12

**TIMING**

Figure 3



**LOADING COUNTER, REGISTER (1 DIGIT)**

Figure 4

