

PIC24FJ64GA004 Family Data Sheet

28/44-Pin General Purpose, 16-Bit Flash Microcontrollers

© 2010 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information c ontained in t his p ublication regarding d evice applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES N O R EPRESENTATIONS OR WARRANTIES OF AN Y KIN D W HETHER EXPRESS OR IMPLIED, WR ITTEN O R O RAL, ST ATUTORY OR OTHERWISE, RE LATED T O T HE I NFORMATION, INCLUDING B UT NOT L IMITED T O IT S C ONDITION. QUALITY, PE RFORMANCE, M ERCHANTABILITY OR FITNESS FOR PU RPOSE. Microchip dis claims al I lia bility arising from t his i nformation and its use. U se of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, im plicitly or ot herwise, under an y M icrochip intellectual property rights.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-022-5

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mulfacture of development systems is ISO 9001:2000 certified.



28/44-Pin General Purpose, 16-Bit Flash Microcontrollers

High-Performance CPU:

- Modified Harvard Architecture
- Up to 16 MIPS Operation @ 32 MHz
- 8 MHz Internal Oscillator with 4x PLL Option and Multiple Divide Options
- · 17-Bit by 17-Bit Single-Cycle Hardware Multiplier
- · 32-Bit by 16-Bit Hardware Divider
- 16-Bit x 16-Bit Working Register Array
- · C Compiler Optimized Instruction Set Architecture:
 - 76 base instructions
 - Flexible addressing modes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

Special Microcontroller Features:

- Operating Voltage Range of 2.0V to 3.6V
- 5.5V Tolerant Input (digital pins only)
- High-Current Sink/Source (18 mA/18 mA) on All I/O Pins
- Flash Program Memory:
- 10,000 erase/write
 - 20-year data retention minimum
- Power Management modes:
 - Sleep, Idle, Doze and Alternate Clock modes
 - Operating current 650 µA/MIPS typical at 2.0V
 - Sleep current 150 nA typical at 2.0V
- Fail-Safe Clock Monitor Operation:
 - Detects clock failure and switches to on-chip, low-power RC oscillator
- · On-Chip, 2.5V Regulator with Tracking mode
- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with On-Chip, Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming[™] (ICSP[™]) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan Support

Analog Features:

- 10-Bit, up to 13-Channel Analog-to-Digital Converter:
 500 ksps conversion rate
 - Conversion available during Sleep and Idle
- Dual Analog Comparators with Programmable Input/Output Configuration

Peripheral Features:

- · Peripheral Pin Select:
 - Allows independent I/O mapping of many peripherals
 - Up to 26 available pins (44-pin devices)
 - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
- 8-Bit Parallel Master/Slave Port (PMP/PSP):
 - Up to 16-bit multiplexed addressing, with up to 11 dedicated address pins on 44-pin devices
 - Programmable polarity on control lines
- Hardware Real-Time Clock/Calendar (RTCC):
 Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC)
- Two 3-Wire/4-Wire SPI modules (support 4 Frame modes) with 8-Level FIFO Buffer
- •T wo I²C[™] modules support Multi-Master/Slave mode and 7-Bit/10-Bit Addressing
- Two UART modules:
 - Supports RS-485, RS-232, and LIN 1.2
 - On-chip hardware encoder/decoder for IrDA®
 - Auto-wake-up on Start bit
- Auto-Baud Detect
- 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable Prescaler
- Five 16-Bit Capture Inputs
- Five 16-Bit Compare/PWM Outputs
- · Configurable Open-Drain Outputs on Digital I/O Pins
- Up to 4 External Interrupt Sources

					Remappable Peripherals							rs		
PIC24FJ Device	Pins	Program Memory (bytes)	SRAM (bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/ PWM Output	UART w/ IrDA [®]	IdS	I²C™	10-Bit A/D (ch)	Comparato	dSd/dMd	JTAG
16GA002	28	16K	4K	16	5	5	5	2	2	2	10	2	Y	Y
32GA002	28	32K	8K	16	5	5	5	2	2	2	10	2	Y	Y
48GA002	28	48K	8K	16	5	5	5	2	2	2	10	2	Y	Y
64GA002	28	64K	8K	16	5	5	5	2	2	2	10	2	Y	Y
16GA004	44	16K	4K	26	5	5	5	2	2	2	13	2	Y	Y
32GA004	44	32K	8K	26	5	5	5	2	2	2	13	2	Y	Y
48GA004	44	48K	8K	26	5	5	5	2	2	2	13	2	Y	Y
64GA004	44	64K	8K	26	5	5	5	2	2	2	13	2	Y	Y

Pin Diagrams



Pin Diagrams (Continued)



Pin Diagrams (Continued)



Table of Contents

1.0	Device Overview	9
2.0	Guidelines for Getting Started with 16-bit Microcontrollers	19
3.0	CPU	25
4.0	Memory Organization	31
5.0	Flash Program Memory	49
6.0	Resets	55
7.0	Interrupt Controller	61
8.0	Oscillator Configuration	95
9.0	Power-Saving Features	. 103
10.0	I/O Ports	. 105
11.0	Timer1	. 125
12.0	Timer2/3 and Timer4/5	. 127
13.0	Input Capture	. 133
14.0	Output Compare	. 135
15.0	Serial Peripheral Interface (SPI)	. 141
16.0	Inter-Integrated Circuit (I ² C™)	. 151
17.0	Universal Asynchronous Receiver Transmitter (UART)	. 159
18.0	Parallel Master Port (PMP)	. 167
19.0	Real-Time Clock And Calendar (RTCC)	. 177
20.0	Programmable Cyclic Redundancy Check (CRC) Generator	. 187
21.0	10-Bit High-Speed A/D Converter	. 191
22.0	Comparator Module	. 201
23.0	Comparator Voltage Reference	. 205
24.0	Special Features	. 207
25.0	Development Support	. 217
26.0	Instruction Set Summary	. 221
27.0	Electrical Characteristics	. 229
28.0	Packaging Information	. 247
Appe	ndix A: Revision History	. 259
Appe	ndix B: Additional Guidance for PIC24FJ64GA004 Family Applications	. 260
Index		261
The N	/icrochip Web Site	. 265
Custo	mer Change Notification Service	. 265
Custo	mer Support	. 265
Read	er Response	. 266
Produ	Ict Identification System	. 267

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ16GA002
- PIC24FJ32GA002
- PIC24FJ48GA002
- PIC24FJ64GA002
- PIC24FJ16GA004
- PIC24FJ32GA004
- PIC24FJ48GA004
- PIC24FJ64GA004

This family introduces a new line of Microchip devices: a 16-bit microcontroller family with a broad peripheral feature set and enhanced computational performance. The PIC 24FJ64GA004 family offers a new migration option for those high-performance applications which may be ou tgrowing their 8-bit pl atforms, but don 't require th e nu merical p rocessing po wer of a dig ital signal processor.

1.1 Core Features

1.1.1 16-BIT ARCHITECTURE

Central to all PIC 24F de vices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC[®] digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- · Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages such as 'C'
- Operational performance up to 16 MIPS

1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC 24FJ64GA004 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

- On-the-Fly Clock Switching: The device clock can be changed under software control to the Timer1 source or the internal, low-power RC oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.
- Doze Mode Operation: When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ64GA004 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz.
- A Phase Lock Loop (PLL) frequency multiplier, available to the External Oscillator modes and the FRC oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The in ternal o scillator bl ock al so prov ides a st able reference source for the Fail-Safe Clock Monitor. This option c onstantly m onitors t he m ain c lock so urce against a reference si gnal pro vided by th e int ernal oscillator and enables the controller to sw itch to the internal os cillator, al lowing for continued I ow-speed operation or a safe application shutdown.

1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same ric h s et of peripherals, al lowing for a sm ooth migration path as applications grow and evolve.

The consistent pi nout scheme us ed thro ughout the entire family also aids in migrating to the next larger device. This is true when moving between devices with the same pincount, or even jumping from 28-pin to 44-pin devices.

The PIC24F family is pin-compatible with devices in the dsPIC33 family, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of ap plications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

1.2 Other Special Features

- **Communications:** The PIC24FJ64GA004 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are two independent I²C modules that support both Master and Slave modes of operation. Devices also have, through the peripheral pin select feature, two independent UARTs with built-in IrDA encoder/decoders and two SPI modules.
- **Peripheral Pin Select:** The peripheral pin select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- Parallel Master/Enhanced Parallel Slave Port: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit and 16-bit data transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.
- **10-Bit A/D Converter:** This module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds.

1.3 Details on Individual Family Members

Devices in the PIC24FJ64GA004 family are available in 28 -pin an d 4 4-pin p ackages. T he g eneral bl ock diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in two ways:

- Flash pr ogram me mory (64 Kb ytes f or PIC24FJ64GA de vices, 48 K bytes f or PIC24FJ48GA de vices, 32 K bytes f or PIC24FJ32GA de vices and 16 K bytes f or PIC24FJ16GA devices).
- 2. Internal SRAM memory (4k for PIC24 FJ16GA devices, 8k for all other devices in the family).
- Available I/O pins and ports (21 pins on 2 ports for 28-pin de vices and 35 pins on 3 ports for 44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

A I ist of the pi n fe atures available o n th e PIC24FJ64GA004 family devices, sorted by function, is shown in Table 1-2. Note that this table shows the pin location of i ndividual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

Features	16GA002	32GA002	48GA002	64GA002	16GA004	32GA004	48GA004	64GA004			
Operating Frequency	DC – 32 MHz										
Program Memory (bytes)	16K	32K	48K	64K	16K	32K	48K	64K			
Program Memory (instructions)	5,504	11,008	16,512	22,016	5,504	11,008	16,512	22,016			
Data Memory (bytes)	4096		8192		4096		8192				
Interrupt Sources (soft vectors/NMI traps)				4 (39	3 9/4)						
I/O Ports		Ports	s A, B			Ports /	A, B, C				
Total I/O Pins		2	!1			3	5				
Timers:											
Total Number (16-bit)				5	(1)						
32-Bit (from paired 16-bit timers)	2										
Input Capture Channels	5 ⁽¹⁾										
Output Compare/PWM Channels	5 ⁽¹⁾										
Input Change Notification Interrupt	21 30										
Serial Communications:											
UART	2 ⁽¹⁾										
SPI (3-wire/4-wire)	2 ⁽¹⁾										
I ² C™	2										
Parallel Communications (PMP/PSP)	Yes										
JTAG Boundary Scan	Yes										
10-Bit Analog-to-Digital Module (input channels)	10 13										
Analog Comparators					2						
Remappable Pins		1	6			2	26				
Resets (and delays)	F REP	POR, BOR, RESET Instruction, MCLR, WDT, Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)									
Instruction Set		76 Base I	Instruction	is, Multiple	e Address	ing Mode	Variations				
Packages	28-Pin	SPDIP/S	SOP/SOI	C/QFN		44-Pin Q	FN/TQFP				

TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ64GA004 FAMILY

Note 1: Peripherals are accessible through remappable pins.



Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description	
AN0	2	27	19	I	ANA	A/D Analog Inputs.	
AN1	3	28	20	I	ANA		
AN2	4	1	21	I	ANA		
AN3	5	2	22	I	ANA		
AN4	6	3	23	I	ANA		
AN5	7	4	24	I	ANA		
AN6	—	_	25	I	ANA		
AN7	—	_	26	I	ANA		
AN8	—	_	27	I	ANA		
AN9	26	23	15	I	ANA		
AN10	25	22	14	I	ANA		
AN11	24	21	11	I	ANA		
AN12	23	20	10	I	ANA		
ASCL1	15	12	42	I/O	I ² C	Alternate I2C1 Synchronous Serial Clock Input/Output. ⁽¹⁾	
ASDA1	14	11	41	I/O	l ² C	Alternate I2C2 Synchronous Serial Clock Input/Output. (1)	
AVDD	—	_	17	Р	_	Positive Supply for Analog Modules.	
AVss	—	_	16	Р	_	Ground Reference for Analog Modules.	
C1IN-	6	3	23	I	ANA	Comparator 1 Negative Input.	
C1IN+	7	4	24	I	ANA	Comparator 1 Positive Input.	
C2IN-	4	1	21	I	ANA	Comparator 2 Negative Input.	
C2IN+	5	2	22	I	ANA	Comparator 2 Positive Input.	
CLKI	9	6	30	I	ANA	Main Clock Input Connection.	
CLKO	10	7	31	0	—	System Clock Output.	

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS

Legend: TTL = TTL input buffer

ANA = Analog level input/output

ST = Schmitt Trigger input buffer $I^2C^{TM} = I^2C/SMBus$ input buffer

	Pin Number					
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
CN0	12	9	34	I	ST	Interrupt-on-Change Inputs.
CN1	11	8	33	I	ST	
CN2	2	27	19	I	ST	
CN3	3	28	20	Ι	ST	
CN4	4	1	21	I	ST	
CN5	5	2	22	I	ST	
CN6	6	3	23	I	ST	
CN7	7	4	24	I	ST	
CN8	—		25	I	ST	
CN9	—		26	I	ST	
CN10		_	27	I	ST	
CN11	26	23	15	I	ST	
CN12	25	22	14	I	ST	
CN13	24	21	11	I	ST	
CN14	23	20	10	I	ST	
CN15	22	19	9	I	ST	
CN16	21	18	8	I	ST	
CN17		_	3	I	ST	
CN18		_	2	I	ST	
CN19		_	5	I	ST	
CN20		_	4	I	ST	
CN21	18	15	1	I	ST	
CN22	17	14	44	I	ST	
CN23	16	13	43	I	ST	
CN24	15	12	42	I	ST	
CN25		_	37	I	ST	
CN26		_	38	I	ST	
CN27	14	11	41	I	ST	
CN28		_	36	I	ST	
CN29	10	7	31	I	ST	
CN30	9	6	30	I	ST	
CVREF	25	22	14	0	ANA	Comparator Voltage Reference Output.
DISVREG	19	16	6	I	ST	Voltage Regulator Disable.
EMUC1	5	2	21	I/O	ST	In-Circuit Emulator Clock Input/Output.
EMUD1	4	1	22	I/O	ST	In-Circuit Emulator Data Input/Output.
EMUC2	22	19	9	I/O	ST	In-Circuit Emulator Clock Input/Output.
EMUD2	21	18	8	I/O	ST	In-Circuit Emulator Data Input/Output.
EMUC3	15	12	42	I/O	ST	In-Circuit Emulator Clock Input/Output.
EMUD3	14	11	41	I/O	ST	In-Circuit Emulator Data Input/Output.
INT0	16	13	43	I	ST	External Interrupt Input.
MCLR	1	26	18	Ι	ST	Master Clear (device Reset) Input. This line is brought low to cause a Reset.
Legend:	TTL = TTL inp ANA = Analog	ut buffer level input/o	utput		ST = S I ² C™	Schmitt Trigger input buffer = I ² C/SMBus input buffer

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
OSCI	9	6	30	I	ANA	Main Oscillator Input Connection.
OSCO	10	7	31	0	ANA	Main Oscillator Output Connection.
PGC1	5	2	22	I/O	ST	In-Circuit Debugger and ICSP™ Programming Clock
PGD1	4	1	21	I/O	ST	In-Circuit Debugger and ICSP Programming Data.
PGC2	22	19	9	I/O	ST	In-Circuit Debugger and ICSP Programming Clock.
PGD2	21	18	8	I/O	ST	In-Circuit Debugger and ICSP Programming Data.
PGC3	14	12	42	I/O	ST	In-Circuit Debugger and ICSP Programming Clock.
PGD3	15	11	41	I/O	ST	In-Circuit Debugger and ICSP Programming Data.
PMA0	10	7	3	I/O	ST/TTL	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).
PMA1	12	9	2	I/O	ST/TTL	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).
PMA2	—	_	27	0	—	Parallel Master Port Address (Demultiplexed Master
PMA3	—	_	38	0	—	modes).
PMA4	—	_	37	0	—	
PMA5	—	_	4	0	—	
PMA6	—	_	5	0	—	
PMA7	—	_	13	0	—	
PMA8	—	_	32	0	—	
PMA9	—	_	35	0	_	
PMA10	—	_	12	0	_	
PMA11	—	—	—	0	_	
PMA12	—		_	0	_	
PMA13	_		—	0	_	
PMBE	11	8	36	0	—	Parallel Master Port Byte Enable Strobe.
PMCS1	26	23	15	0	_	Parallel Master Port Chip Select 1 Strobe/Address Bit 14.
PMD0	23	20	10	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) or
PMD1	22	19	9	I/O	ST/TTL	Address/Data (Multiplexed Master modes).
PMD2	21	18	8	I/O	ST/TTL	
PMD3	18	15	1	I/O	ST/TTL	
PMD4	17	14	44	I/O	ST/TTL	
PMD5	16	13	43	I/O	ST/TTL	
PMD6	15	12	42	I/O	ST/TTL	
PMD7	14	11	41	I/O	ST/TTL	
PMRD	24	21	11	0	_	Parallel Master Port Read Strobe.
PMWR	25	22	14	0	_	Parallel Master Port Write Strobe.
Legend:	TTI = TTI inp	ut buffer			ST = 5	Schmitt Trigger input buffer

TABLE 1-2:	PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS ((CONTINUED)

ANA = Analog level input/output

 $I^2C^{TM} = I^2C/SMBus input buffer$

	Pin Number					
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
RA0	2	27	19	I/O	ST	PORTA Digital I/O.
RA1	3	28	20	I/O	ST	
RA2	9	6	30	I/O	ST	
RA3	10	7	31	I/O	ST	
RA4	12	9	34	I/O	ST	
RA7	—	_	13	I/O	ST	
RA8	—	—	32	I/O	ST	
RA9	—	—	35	I/O	ST	
RA10	_	—	12	I/O	ST	
RB0	4	1	21	I/O	ST	PORTB Digital I/O.
RB1	5	2	22	I/O	ST	
RB2	6	3	23	I/O	ST	
RB3	7	4	24	I/O	ST	
RB4	11	8	33	I/O	ST	
RB5	14	11	41	I/O	ST	
RB6	15	12	42	I/O	ST	
RB7	16	13	43	I/O	ST	
RB8	17	14	44	I/O	ST	
RB9	18	15	1	I/O	ST	
RB10	21	18	8	I/O	ST	
RB11	22	19	9	I/O	ST	
RB12	23	20	10	I/O	ST	
RB13	24	21	11	I/O	ST	
RB14	25	22	14	I/O	ST	
RB15	26	23	15	I/O	ST	
RC0	—	—	25	I/O	ST	PORTC Digital I/O.
RC1	_	—	26	I/O	ST	
RC2	—	_	27	I/O	ST	
RC3	—	—	36	I/O	ST	
RC4	—	—	37	I/O	ST	
RC5	—	—	38	I/O	ST	
RC6	—	—	2	I/O	ST	
RC7	—	_	3	I/O	ST	
RC8	—		4	I/O	ST	
RC9	—	—	5	I/O	ST	
Legend:	TTL = TTL inp ANA = Analog	out buffer level input/o	utput		ST = S I ² C™	Schmitt Trigger input buffer = I ² C/SMBus input buffer

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

	Pin Number					
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description
RP0	4	1	21	I/O	ST	Remappable Peripheral.
RP1	5	2	22	I/O	ST	
RP2	6	3	23	I/O	ST	
RP3	7	4	24	I/O	ST	
RP4	11	8	33	I/O	ST	
RP5	14	11	41	I/O	ST	
RP6	15	12	42	I/O	ST	
RP7	16	13	43	I/O	ST	
RP8	17	14	44	I/O	ST	
RP9	18	15	1	I/O	ST	
RP10	21	18	8	I/O	ST	
RP11	22	19	9	I/O	ST	
RP12	23	20	10	I/O	ST	
RP13	24	21	11	I/O	ST	
RP14	25	22	14	I/O	ST	
RP15	26	23	15	I/O	ST	
RP16	—	_	25	I/O	ST	
RP17	—	_	26	I/O	ST	
RP18	—		27	I/O	ST	
RP19	—	_	36	I/O	ST	
RP20	—	_	37	I/O	ST	
RP21	—	_	38	I/O	ST	
RP22	—	-	2	I/O	ST	
RP23	—	-	3	I/O	ST	
RP24	_		4	I/O	ST	
RP25	—		5	I/O	ST	
RTCC	25	22	14	0	—	Real-Time Clock Alarm Output.
SCL1	17	14	44	I/O	l ² C	I2C1 Synchronous Serial Clock Input/Output.
SCL2	7	4	24	I/O	l ² C	I2C2 Synchronous Serial Clock Input/Output.
SDA1	18	15	1	I/O	I ² C	I2C1 Data Input/Output.
SDA2	6	3	23	I/O	l ² C	I2C2 Data Input/Output.
SOSCI	11	8	33	Ι	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	12	9	34	0	ANA	Secondary Oscillator/Timer1 Clock Output.
l egend:	TTI = TTI inn	ut buffer			ST = 9	Schmitt Trigger input huffer

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

egend: TTL = TTL input buffer ANA = Analog level input/output

SI = Schmitt Irigger input buffer $I^2C^{TM} = I^2C/SMBus input buffer$

TABLE 1-2: PIC24FJ64GA004 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

	Pin Number						
Function	28-Pin SPDIP/ SSOP/SOIC	28-Pin QFN	44-Pin QFN/TQFP	I/O	Input Buffer	Description	
T1CK	12	9	34	Ι	ST	Timer1 Clock.	
тск	17	14	13	I	ST	JTAG Test Clock Input.	
TDI	21	18	35	I	ST	JTAG Test Data Input.	
TDO	18	15	32	0	—	JTAG Test Data Output.	
TMS	22	19	12	I	ST	JTAG Test Mode Select Input.	
Vdd	13, 28	10, 25	28, 40	Р	_	Positive Supply for Peripheral Digital Logic and I/O Pins.	
VDDCAP	20	17	7	Р	—	External Filter Capacitor Connection (regulator enabled).	
VDDCORE	20	17	7	Р	—	Positive Supply for Microcontroller Core Logic (regulator disabled).	
VREF-	3	28	20	Ι	ANA	A/D and Comparator Reference Voltage (low) Input.	
VREF+	2	27	19	I	ANA	A/D and Comparator Reference Voltage (high) Input.	
Vss	8, 27	5, 24	29, 39	Р	_	Ground Reference for Logic and I/O Pins.	
l egend.	TTI = TTI inn	ut huffer	•	•	ST = 9	Schmitt Trigger input huffer	

Legend: TTL = TTL input buffer ANA = Analog level input/output ST = Schmitt Trigger input buffe $I^2C^{TM} = I^2C/SMBus$ input buffer

2.0 GUIDELINES FOR GETTING STARTED WITH 16-BIT MICROCONTROLLERS

2.1 Basic Connection Requirements

Getting s tarted with the PIC24FJ64GA004 Family of 16-bit microcontrollers requires attention to a minimal set of de vice pin connections before proceeding with development.

The following pins must always be connected:

- All I/D and Vss pins (see Section 2.2 "Power Supply Pins")
- •A II AVDD and AVss pins, regardless of whether or not the analog device features are used (see Section 2.2 "Power Supply Pins")
- •M CLR pin (see Section 2.3 "Master Clear (MCLR) Pin")
- ENVREG/DISVREG and VCAP/VDDCORE pins (PIC24FJ devices only) (see Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)")

These pins must also be connected if they are being used in the end application:

- PGECx/PGEDx pins used for In-Circuit Serial Programming[™] (ICSP[™]) and debugging purposes (see **Section 2.5 "ICSP Pins"**)
- OSCI and OSCO pins when an external oscillator source is used

(see Section 2.6 "External Oscillator Pins")

Additionally, the following pins may be required:

• VREF+/VREF- pins used when external voltage reference for analog modules is implemented

Note: The AVDD and AVss pins must always be connected, regardless of whether any of the analog modules are being used.

The minimum mandatory connections are shown in Figure 2-1.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTIONS



Key (all values are recommendations):

C1 through C6: 0.1 µF, 20V ceramic

C7: 10 $\mu\text{F},\,6.3\text{V}$ or greater, tantalum or ceramic

R1: 10 kΩ

- R2: 100Ω to 470Ω
- Note 1: See Section 2.4 "Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)" for explanation of ENVREG/DISVREG pin connections.
 - 2: The example shown is for a PIC24F device with five VDD/VSs and AVDD/AVSs pairs. Other devices may have more or less pairs; adjust the number of decoupling capacitors appropriately.

2.2 Power Supply Pins

2.2.1 DECOUPLING CAPACITORS

The use of d ecoupling c apacitors on every p air of power su pply pins, s uch as V DD, V ss, A VDD an d AVss is required.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A 0.1 μ F (100 nF), 10-20V capacitor is recommended. The capacitor should be a low-ESR device with a resonance frequency in the range of 200 MHz and higher. Ceramic capacitors are recommended.
- Placement on the printed circuit board: The decoupling capacitors should be placed as close to the pins as possible. It is recommended to place the capacitors on the same side of the board as the device. If space is constricted, the capacitor can be placed on another layer on the PCB using a via; however, ensure that the trace length from the pin to the capacitor is no greater than 0.25 inch (6 mm).
- Handling high-frequency noise: If the board is experiencing high-frequency noise (upward of tens of MHz), add a second ceramic type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μ F to 0.001 μ F. Place this second capacitor next to each primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible (e.g., 0.1 μ F in parallel with 0.001 μ F).
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB trace inductance.

2.2.2 TANK CAPACITORS

On boards with power traces running longer than six inches in length, it is suggested to use a tank capacitor for int egrated circuits in cluding microcontrollers to supply a l ocal p ower source. The v alue of the t ank capacitor s hould be det ermined ba sed on the trace resistance that connects the power supply source to the device, and the maximum current drawn by the device in the application. In other words, select the tank capacitor so that it meets the acceptable voltage sag at the device. Typical values range from 4.7 μ F to 47 μ F.

2.3 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ p in provides t wo specific d evice functions: dev ice R eset, a nd d evice p rogramming and d ebugging. If programming and de bugging a re not re quired in the en d application, a d irect connection to V DD m ay be all that is required. Th e addition of oth er c omponents, to h elp in crease th e application's res istance to sp urious Resets from voltage s ags, m ay be be neficial. A t ypical configuration is s hown in Fi gure 2-1. Other circuit designs m ay b e im plemented, d epending on th e application's requirements.

During pro gramming an d d ebugging, th e re sistance and cap acitance that can be add ed to the pin must be con sidered. D evice pro grammers and de buggers drive th e $\overline{MC LR}$ pin. C onsequently, sp ecific voltage levels (VIH and VIL) and fast signal transitions must not be ad versely affected. Therefore, sp ecific values of R1 and C1 will need to be adjusted based on th e application and PCB requirements. For example, it is recommended th at the c apacitor, C 1, be isolated from t he \overline{MCLR} pin duri ng pro gramming and debugging operations by using a jumper (Figure 2-2). The ju mper i s re placed for norm al run- time operations.

Any components a ssociated with the $\overline{MC \ LR}$ pinshould be placed within 0.25 inch (6 mm) of the pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



2.4 Voltage Regulator Pins (ENVREG/DISVREG and VCAP/VDDCORE)

Note:	This s ection a pplies o nly to PIC24FJ
	devices with an on-chip voltage regulator.

The on -chip vo Itage regulator enable/disable pi n (ENVREG or D ISVREG, d epending on the dev ice family) must always be connected directly to either a supply voltage or to ground. The particular connection is determined by whether or not the regulator is to be used:

- For ENVREG, tie to VDD to enable the regulator, or to ground to disable the regulator
- For DISVREG, tie to ground to enable the regulator or to VDD to disable the regulator

Refer to **Section 24.2 "On-Chip Voltage Regulator"** for de tails on c onnecting a nd using the on- chip regulator.

When the regul ator is e nabled, a low-ESR (<5 Ω) capacitor is required on the VCAP/VDDCORE pin to stabilize the vol tage r egulator output voltage. The VCAP/VDDCORE pin must not be connected to VDD, and must use a capacitor of 10 μ F connected to ground. The type can be ceramic or tantalum. A suitable example is the Murata G RM21BF50J106ZE01 (10 μ F, 6.3V) or equivalent. Designers may use Figure 2-3 to ev aluate ESR equivalence of candidate devices.

The p lacement of this c apacitor should be c lose to VCAP/VDDCORE. It is recommended that the trace length n ot e xceed 0. 25 inch (6 mm). Refer to **Section 27.0** " **Electrical C haracteristics**" for additional information.

When the regulator is disabled, the VCAP/VDDCORE pin must be tied to a voltage supply at the VDDCORE level. Refer to **Section 27.0 "Electrical Characteristics"** for information on VDD and VDDCORE.



2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming (ICSP) and debugging purposes. It is recommended to ke ep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the ran ge of a few tens of ohms, not to exceed 100Ω .

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, the y should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC c haracteristics and timing re quirements i nformation in the re spective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

For device emulation, ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to the Microchip debugger/emulator tool.

For m ore i nformation o n ava ilable M icrochip development tools connection re quirements, ref er to **Section 25.0 "Development Support**".

2.6 External Oscillator Pins

Many m icrocontrollers h ave op tions for at le ast tw o oscillators: a high-frequency prim ary os cillator and a low-frequency s econdary os cillator (r efer to **Section 8.0 "Oscillator Configuration**" for details).

The oscillator c ircuit s hould be p laced on the s ame side of t he b oard as the d evice. Place the os cillator circuit cl ose to th e respective os cillator pins with no more t han 0 .5 inch (12 mm) b etween t he c ircuit components and the pins. The load capacitors should be placed next to the oscillator itself, on the same side of the board.

Use a grounded copper pour around the oscillator circuit to i solate i t from s urrounding ci rcuits. Th e grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed.

Layout suggestions are shown in Fi gure 2-4. In -line packages may be handled with a single-sided layout that completely encompasses the oscillator pins. With fine-pitch packages, it is not always possible to completely surround the pins and components. A suitable solution is to tie the broken guard sections to a mirrored ground layer. In all cases, the guard trace(s) must be returned to ground.

In pl anning the app lication's routing a nd I/O assignments, ensure that adjacent port pins and other signals in close proximity to the oscillator are benign (i.e., free of high frequencies, short rise and fall times and other similar noise).

For ad ditional i nformation and de sign guidance on oscillator c ircuits, pl ease r efert o these Microchip Application Notes, available at the corporate web site (www.microchip.com):

- AN826, "Crystal Oscillator Basics and Crystal Selection for rfPIC[™] and PICmicro[®] Devices"
- AN849, "Basic PICmicro[®] Oscillator Design"
- AN943, "Practical PICmicro[®] Oscillator Analysis and Design"
- AN949, "Making Your Oscillator Work"

FIGURE 2-4: SUGGESTED PLACEMENT OF THE OSCILLATOR CIRCUIT



2.7 Configuration of Analog and Digital Pins During ICSP Operations

If an ICSP compliant emulator is selected as a debugger, it automatically initializes all of the A/D input pins (ANx) as "dig ital" pins. D epending on the particular device, this is done by setting all bits in the ADnPCFG register(s), or clearing all bit in the ANSx registers.

All PIC 24F de vices w ill hav e ei ther one or mo re ADnPCFG registers or several ANSx registers (one for each po rt); no d evice w ill ha ve bo th. R efer to **Section 21.0 "10-Bit High-Speed A/D Converter**" for more specific information.

The bits in these registers that correspond to the A/D pins that initialized the emulator must not be changed by t he u ser ap plication fi rmware; o therwise, communication errors will result between the debugger and the device.

If your application ne eds to u se certain A/D pins as analog input pins during the debug session, the user application m ust modify the app ropriate bits durin g initialization of the ADC module, as follows:

- For devices with an ADnPCFG register, clear the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.
- For devices with ANSx registers, set the bits corresponding to the pin(s) to be configured as analog. Do not change any other bits, particularly those corresponding to the PGECx/PGEDx pair, at any time.

When a Mi crochip de bugger/emulator is used as a programmer, the u ser application fi rmware m ust correctly configure the AD nPCFG or AN Sx registers. Automatic i nitialization of this r egister is on ly don e during d ebugger o peration. Failure to c orrectly configure the register(s) will result in all A/D pins being recognized as an alog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.8 Unused I/Os

Unused I/O pins should be configured as outputs and driven to a logic low state. Alternatively, connect a 1 k Ω to 10 k Ω resistor to Vss on unused pins and drive the output to logic low.

NOTES:

3.0 CPU

Note:	This data sheet summarizes the features
	of this group of PI C24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 2. CPU" (DS39703).

The PIC24F CPU has a 16-bit (data) modified Harvard architecture w ith an enhanced ins truction set and a 24-bit instruction w ord w ith a v ariable length op code field. The Program C ounter (PC) is 23 bit s w ide and addresses up to 4M in structions of us er program memory sp ace. A s ingle-cycle instruct ion prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, w ith the ex ception of ins tructions that change the program flow, the double-word m ove (MOV.D) instruction and the t able instructions. Ove r-head-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in t he programmer's model. Ea ch of the w orking registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to da ta sp ace mappi ng feature let s any ins truction access program space as if it were data space.

The Ins truction Se t Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC 18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The c ore s upports In herent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing mo des. In structions are associated with predefined add ressing mo des depending upon the ir functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A hig h-speed, 17 -bit by 17-b it mu Itiplier has been included to significantly enhance the core arit hmetic capability and throughput. The multipliers upports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit, i nteger multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It op erates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide in structions to support 3 2-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All div ide o perations require 19 c ycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 3-1.

3.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 3-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in T able 3-1. All r egisters as sociated with t he programmer's model are memory mapped.



TABLE 3-1: CPU CORE REGISTERS

Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

FIGURE 3-2: PROGRAMMER'S MODEL



CPU Control Registers 3.2

SR: ALU STATUS REGISTER **REGISTER 3-1:**

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0					
	_	—			_	_	DC					
bit 15						L	bit 8					
R/W-0 ⁽¹) R/W-0 ⁽¹⁾	R/W-0 ⁽¹⁾	R-0	R/W-0	R/W-0	R/W-0	R/W-0					
IPL2 ⁽²⁾	IPL1 ⁽²⁾	Z	С									
bit 7												
Logond:												
Legend:			.,									
R = Reada	able bit	VV = VVritable t	Dit	U = Unimplen	nented bit, read	las'0'						
-n = value	alPOR	I = Bit is set		0 = Bit is clea	ared	x = Bit is unkr	lown					
hit 15-0	Unimplemen	ted: Read as '(,									
bit 8	DC: ALU Halt	f Carry/Borrow b	pit									
	1 = A carry-o	out from the 4th	ow-order bit (f	or byte-sized da	ata) or 8th low-o	order bit (for wo	ord-sized data)					
	of the res	sult occurred										
	0 = No carry-	-out from the 4th	n or 8th low-or	der bit of the re	sult has occurr	ed						
bit 7-5	111 - CDU in	PU Interrupt Pri	ority Level Sta	tus bits	diaphlad							
	111 = CPU Ir 110 = CPU ir	nterrupt priority i	evel is 7 (15); evel is 6 (14)	user interrupts	disabled.							
	101 = CPU Ir	nterrupt Priority	Level is 5 (13)									
	100 = CPU ir	nterrupt priority I	evel is 4 (12)									
	011 = CPU in 010 = CPU in	nterrupt priority I	evel is 3 (11)									
	001 = CPU ir	nterrupt priority I	evel is 1 (9)									
	000 = CPU ir	nterrupt priority I	evel is 0 (8)									
bit 4	RA: REPEAT	Loop Active bit										
	1 = REPEAT	oop in progress	000									
hit 3		tive hit	633									
bit 5	1 = Result wa	as negative										
	0 = Result wa	as non-negative	(zero or positi	ve)								
bit 2	OV: ALU Ove	erflow bit										
	1 = Overflow	occurred for sig	ned (2's comp	lement) arithm	etic in this arith	metic operatio	n					
L:1. 4	0 = No overflo		1									
DIT 1	Z: ALU Zero I	DIT	to the 7 hit has	a a t it at a ma	time in the nee	+						
	1 = An operation 0 = The most	recent operatio	n which effects	s the Z bit has	cleared it (i.e.,	a non-zero resi	ult)					
bit 0	C: ALU Carry	/Borrow bit			, i i							
	1 = A carry-o	ut from the Mos	t Significant bi	t of the result o	ccurred							
	0 = No carry-	out from the Mo	st Significant b	oit of the result	occurred							
Note 1:	The IPL Status bi	ts are read-only	when NSTDIS	S (INTCON1<1	5>) = 1.							
2:	The IPL Status bi	ts are concaten	ated with the I	PL3 bit (CORC	ON<3>) to form	n the CPU Inte	rrupt Priority					

REGISTER 3-2:	CORCON:	CPU CONTROL	REGISTER

U-0	U-0 U-0		U-0	U-0	U-0	U-0	U-0				
—	—	—	—	—	—	—	—				
bit 15 bit											
U-0	0 U-0 U-0		U-0	R/C-0	R/W-0	U-0	U-0				
_			—	IPL3 ⁽¹⁾	PSV	—	—				
bit 7							bit 0				
Legend:											

Logona.								
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

Unimplemented: Read as '0'
IPL3: CPU Interrupt Priority Level Status bit ⁽¹⁾
 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less
PSV: Program Space Visibility in Data Space Enable bit
1 = Program space visible in data space
0 = Program space not visible in data space
Unimplemented: Read as '0'

Note 1: User interrupts are disabled when IPL3 = 1.

3.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise me ntioned, ar ithmetic op erations ar e 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), O verflow (O V) and Digit Carry (D C) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The AL U ca n p erform 8-bit or 16- bit operations, depending on the mode of the instruction that is used. Data for the ALU ope ration ca n com e from the W register array, o r data me mory, dep ending on th e addressing m ode of the instruction. Li kewise, o utput data from the ALU can be written to the W register array or a data memory location. The PIC 24F C PU incorporates h ardware s upport for both m ultiplication an d div ision. Thi s in cludes a dedicated ha rdware multiplier and support hardware for 16-bit divisor division.

3.3.1 MULTIPLIER

The ALU c ontains a high-speed, 17 -bit x 1 7-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

3.3.2 DIVIDER

The divide block supports 32-bit/16-bit and 16-bit/16-bit signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for a ll divide instructions ends up in W0 and the remainder in W1. Sixteen-bit si gned an d unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

3.3.3 MULTI-BIT SHIFT SUPPORT

The PIC 24F ALU's upports bo this ingle bit and single-cycle, multi-bit a rithmetic and I ogic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15 -bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and re sult destination.

A ful I su mmary of ins tructions that us e the shift operation is provided below in Table 3-2.

TABLE 3-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description
ASR	Arithmetic shift right source register by one or more bits.
SL	Shift left source register by one or more bits.
LSR	Logical shift right source register by one or more bits.

4.0 MEMORY ORGANIZATION

As H arvard ar chitecture d evices, PIC24F m icrocontrollers feature separate program and data memory spaces and busses. This architecture also allows the direct access of program memory from the data space during code execution.

4.1 **Program Address Space**

The program a ddress me mory spac e of t he PIC24FJ64GA004 family devices is 4 M i nstructions. The space is ad dressable by a 24 -bit val ue derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in **Section 4.3** "**Interfacing Program and Data Memory Spaces**".

User access to the program memory space is restricted to the I ower h alf of the ad dress ran ge (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations which use TBLPAG<7> to permit access to the C onfiguration bits and D evice ID sections of th e configuration memory space.

Memory ma ps for the P IC24FJ64GA004 fa mily of devices are shown in Figure 4-1.

FIGURE 4-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ64GA004 FAMILY DEVI	EVICES
---	--------



4.1.1 PROGRAM MEMORY ORGANIZATION

The program me mory space is organized in word-addressable blocks. Al though it is treated as 24 bits wide, it is more ap propriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper w ord has an odd add ress (Figure 4-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two duri ng c ode execution. This arrangement a lso provides c ompatibility w ith data memory sp ace a ddressing an d m akes it p ossible to access data in the program memory space.

4.1.2 HARD MEMORY VECTORS

All PIC 24F devices reserve the addresses b etween 00000h and 000200h for hard coded program execution vectors. A hardware R eset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located fr om 00 0004h to 0 000FFh and 000100h to 0001FFh. These vector tables allow each of the many device in terrupt s ources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in **Section 7.1** "Interrupt V ector Table".

4.1.3 FLASH CONFIGURATION WORDS

In PIC24FJ64GA004 family devices, the top two words of on-chip program memory are reserved for configuration i nformation. O n de vice R eset, th e configuration information is copied into the appropriate Configuration registers. Th e ad dresses of the Fla sh Configuration Word for devices in the PIC24FJ64GA004 family are shown in Table 4-1. Their location in the memory map is shown with the other memory vectors in Figure 4-1.

The C onfiguration Words in program mem ory are a compact forma t. The ac tual C onfiguration bits are mapped in several different registers in the configuration memory space. Their order in the Flash C onfiguration Words do not reflect a corresponding arrangement in the configuration s pace. Addi tional det ails on the device Configuration W ords are provided in **Section 24.1** "Configuration Bits".

TABLE 4-1: FLASH CONFIGURATION WORDS FOR PIC24FJ64GA004 FAMILY DEVICES

Device	Program Memory (K words)	Configuration Word Addresses			
PIC24FJ16GA	5.5	002BFCh: 002BFEh			
PIC24FJ32GA	11	0057FCh: 0057FEh			
PIC24FJ48GA	16	0083FCh: 0083FEh			
PIC24FJ64GA	22	00ABFCh: 00ABFEh			

FIGURE 4-2: PROGRAM MEMORY ORGANIZATION

Address	most signin				Jiu	(Isw Address
/ dui coo	(\sim			(1511) / (1611) 655
	2	3	16	8	0	
000001h	00000000					000000h
000003h	00000000					000002h
000005h	0000000					000004h
000007h	00000000					000006h
				~		
	Program Memory 'Phantom' Byte (read as '0')		Instruc	tion Width		

4.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read an d write operations. The data space memory map is shown in Figure 4-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point tobytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the dat a memory space (that is, w hen EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the program space v isibility area (see Section 4.3.3 "Reading Data From Program Memory Using Program Space Visibility"). PIC24FJ64GA fa mily d evices im plement a total of 8 Kbytes of d ata me mory. Sho uld an EA point to a location outside of this area, an all zero word or byte will be returned.

4.2.1 DATA SPACE WIDTH

The da ta memory space is or ganized i n byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of e ach word have even ad dresses, while the Most Significant Bytes have odd addresses.



4.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with PIC^{\circledast} devices and improve data space memory usage efficiency, the PIC24F instruction set support s both w ord and byte operations. As a conse quence of byte ac cessibility, all Effective Address (EA) calculations are internally scaled to step through word-aligned memory. For example, the core rec ognizes that Pos t-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word which contains the byte, using the LSb of any EA to d etermine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of th e arra y or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned w ord data fet ches are not su pported, so care must be taken when mixing byte and word operations, or trans lating from 8-bit MC U co de. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the sy stem an d/or user to ex amine the ma chine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A si gn-extend in struction (SE) is provided t o a llow users to translate 8-bit signed data to 16-bit signed values. A lternatively, for 16-bit unsigned data, u sers can clear the MSB of any W register by executing a zero-extend (ZE) instruction on t he appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

4.2.3 NEAR DATA SPACE

The 8-Kb yte area bet ween 0000h and 1FF Fh is referred to as the near data space. Locations in this space are dire ctly ad dressable via a 13 -bit a bsolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV ins tructions, which support Me mory D irect Addressing with a 16-bit address field.

4.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are dis tributed am ong the mo dules that the y control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are rea d as '0'. A diagram of the SFR space, showing where SFR s are ac tually i mplemented, i s shown in Table 4-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is shown in Tables 4-3 through 4-24.

	SFR Space Address													
	xx00	xx20	xx40	xx60	xx80	xxA0	xxC0	xxE0						
000h		Core		ICN		—								
100h	Tin	ners	Capture	—	Compare	—	—	—						
200h	l ² C™	UART	S	PI	I			0						
300h	A	/D		—	_	—	—	—						
400h	—	_	_	—			—	—						
500h			_	—	_	—	—	—						
600h	PMP RTC/Comp		CRC	—	PPS		PS							
700h	—	—	System	NVM/PMD	—	—	—	—						

 TABLE 4-2:
 IMPLEMENTED REGIONS OF SFR DATA SPACE

Legend: — = No implemented SFRs in this block

TABLE 4-3: CPU CORE REGISTERS MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9B	it 8B	it 7B	it 6B	it 5B	it 4B	it 3B	it 2B	it 1B	it O	All Resets
WREG0	0000		Working Register 0													0000		
WREG1	0002			Working Register 1											0000			
WREG2	0004								Working	Register 2								0000
WREG3	0006								Working	Register 3								0000
WREG4	0008								Working	Register 4								0000
WREG5	000A								Working	Register 5								0000
WREG6	000C		Working Register 6										0000					
WREG7	000E		Working Register 7										0000					
WREG8	0010		Working Register 8										0000					
WREG9	0012		Working Register 9										0000					
WREG10	0014								Working F	Register 10								0000
WREG11	0016								Working F	Register 11								0000
WREG12	0018								Working F	Register 12								0000
WREG13	001A								Working F	Register 13								0000
WREG14	001C								Working F	Register 14								0000
WREG15	001E								Working F	Register 15								0800
SPLIM	0020							Stack	Pointer Lin	nit Value Re	egister							xxxx
PCL	002E							Progra	am Counter	Low Byte R	legister							0000
PCH	0030	_	_		_	_	_	—				Progra	m Counter	Register Hig	gh Byte			0000
TBLPAG	0032	_	_		_	_	_	—				Table N	lemory Pag	e Address I	Register			0000
PSVPAG	0034	_	_		_	_	_	—			F	Program Spa	ace Visibility	/ Page Addi	ress Registe	er		0000
RCOUNT	0036			•	•	•		Rep	beat Loop C	ounter Reg	ister							xxxx
SR	0042	—	—	—	—	—	—	—	DC	IPL2	IPL1	IPL0	RA	N	OV	Z	С	0000
CORCON	0044	_	_	_	_	_	_	_	_	_	_	_	—	IPL3	PSV	_	—	0000
DISICNT	0052	—	_						Disab	le Interrupts	Counter R	egister						xxxx

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-4: ICN REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CNEN1	0060	CN15IE	CN14IE	CN13IE	CN12IE	CN11IE	CN10IE ⁽¹⁾	CN9IE ⁽¹⁾	CN8IE ⁽¹⁾	CN7IE	CN6IE	CN5IE	CN4IE	CN3IE	CN2IE	CN1IE	CN0IE	0000
CNEN2	0062	_	CN30IE	CN29IE	CN28IE ⁽¹⁾	CN27IE	CN26IE ⁽¹⁾	CN25IE ⁽¹⁾	CN24IE	CN23IE	CN22IE	CN21IE	CN20IE ⁽¹⁾	CN19IE ⁽¹⁾	CN18IE ⁽¹⁾	CN17IE ⁽¹⁾	CN16IE	0000
CNPU1	0068	CN15PUE	CN14PUE	CN13PUE	CN12PUE	CN11PUE	CN10PUE ⁽¹⁾	CN9PUE ⁽¹⁾	CN8PUE ⁽¹⁾	CN7PUE	CN6PUE	CN5PUE	CN4PUE	CN3PUE	CN2PUE	CN1PUE	CN0PUE	0000
CNPU2	006A	_	CN30PUE	CN29PUE	CN28PUE ⁽¹⁾	CN27PUE	CN26PUE ⁽¹⁾	CN25PUE ⁽¹⁾	CN24PUE	CN23PUE	CN22PUE	CN21PUE	CN20PUE(1)	CN19PUE(1)	CN18PUE(1)	CN17PUE ⁽¹⁾	CN16PUE	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

TABLE	4-5:	INTERRUPT CONTROLLER REGISTER MAP																
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
INTCON1	0080	NSTDIS	_	_	_	_	_	_	_	_	_	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000
INTCON2	0082	ALTIVT	DISI	—	_	_	—	_	_	_	_	_	_	_	INT2EP	INT1EP	INT0EP	0000
IFS0	0084	_	-	AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF	T2IF	OC2IF	IC2IF	—	T1IF	OC1IF	IC1IF	INT0IF	0000
IFS1	0086	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	_	_	_	_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF	0000
IFS2	0088	_	_	PMPIF	_	_	—	OC5IF	_	IC5IF	IC4IF	IC3IF	_	_	_	SPI2IF	SPF2IF	0000
IFS3	008A	_	RTCIF	_	_	_	—	_	_	—	_	_	—	_	MI2C2IF	SI2C2IF	_	0000
IFS4	008C	—	-	_	_	_	—	_	LVDIF	—	_	_	—	CRCIF	U2ERIF	U1ERIF	_	0000
IEC0	0094	_	-	AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE	T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE	0000
IEC1	0096	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	_	_	_	_	INT1IE	CNIE	CMIE	MI2C1IE	SI2C1IE	0000
IEC2	0098	—	—	PMPIE	—	—	—	OC5IE	_	IC5IE	IC4IE	IC3IE	_	_	—	SPI2IE	SPF2IE	0000
IEC3	009A	_	RTCIE	_	_	_	_	-	_	_	_	_	_	_	MI2C2IE	SI2C2IE	_	0000
IEC4	009C	—	—	—	—	—	—	—	LVDIE		—	—	—	CRCIE	U2ERIE	U1ERIE	—	0000
IPC0	00A4	—	T1IP2	T1IP1	T1IP0		OC1IP2	OC1IP1	OC1IP0		IC1IP2	IC1IP1	IC1IP0	_	INT0IP2	INT0IP1	INT0IP0	4444
IPC1	00A6	—	T2IP2	T2IP1	T2IP0		OC2IP2	OC2IP1	OC2IP0		IC2IP2	IC2IP1	IC2IP0	_	—	—	—	4444
IPC2	00A8	—	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0		SPF1IP2	SPF1IP1	SPF1IP0	_	T3IP2	T3IP1	T3IP0	4444
IPC3	00AA	—	—	—	—	—	—	—	_		AD1IP2	AD1IP1	AD1IP0	_	U1TXIP2	U1TXIP1	U1TXIP0	4444
IPC4	00AC	—	CNIP2	CNIP1	CNIP0		CMIP2	CMIP1	CMIP0		MI2C1P2	MI2C1P1	MI2C1P0	_	SI2C1P2	SI2C1P1	SI2C1P0	4444
IPC5	00AE	—	—	—	—	—	—	—	_		—	—	_	—	INT1IP2	INT1IP1	INT1IP0	4444
IPC6	00B0	—	T4IP2	T4IP1	T4IP0		OC4IP2	OC4IP1	OC4IP0		OC3IP2	OC3IP1	OC3IP0	_	—	—	—	4444
IPC7	00B2	—	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0		INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0	4444
IPC8	00B4	—	—	—	—	—	—	—	_		SPI2IP2	SPI2IP1	SPI2IP0	_	SPF2IP2	SPF2IP1	SPF2IP0	4444
IPC9	00B6	—	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0		IC3IP2	IC3IP1	IC3IP0	_	—	—	—	4444
IPC10	00B8	—	-	—	—	—	-	—	—	-	OC5IP2	OC5IP1	OC5IP0	—	—	-	—	4444
IPC11	00BA	_	-	_	_	_	_	-	_	_	PMPIP2	PMPIP1	PMPIP0	_	_	_	—	4444
IPC12	00BC	_	-	_	_	_	MI2C2P2	MI2C2P1	MI2C2P0	_	SI2C2P2	SI2C2P1	SI2C2P0	_	_	_	—	4444
IPC15	00C2	_	_	_	_	_	RTCIP2	RTCIP1	RTCIP0	_		_	_	_	_	—	_	4444
IPC16	00C4	_	CRCIP2	CRCIP1	CRCIP0	—	U2ERIP2	U2ERIP1	U2ERIP0	_	U1ERIP2	U1ERIP1	U1ERIP0	_	_	—	_	4444
IPC18	00C8	_		_		_			_		_		_	_	I VDIP2	I VDIP1	I VDIP0	4444

DS39881D-page 36

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.
IABLE 4	-6:	TIMER	REGIS		٩P													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1	Register								0000
PR1	0102								Timer1 Per	iod Registe	r							FFFF
T1CON	0104	TON	_	TSIDL	—	_	_	_	—	—	TGATE	TCKPS1	TCKPS0	_	TSYNC	TCS	_	0000
TMR2	0106								Timer2	Register								0000
TMR3HLD	0108						Time	r3 Holding F	Register (fo	r 32-bit time	r operation	s only)						0000
TMR3	010A								Timer3	Register								0000
PR2	010C								Timer2 Per	iod Registe	r							FFFF
PR3	010E								Timer3 Per	iod Registe	r							FFFF
T2CON	0110	TON	_	TSIDL	_	_	_	_	—	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T3CON	0112	TON	_	TSIDL	_	_	_	_	—	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000
TMR4	0114								Timer4	Register								0000
TMR5HLD	0116						Tir	ner5 Holdir	ng Register	(for 32-bit o	perations o	nly)						0000
TMR5	0118								Timer5	Register								0000
PR4	011A								Timer4 Per	iod Registe	r							FFFF
PR5	011C								Timer5 Per	iod Registe	r							FFFF
T4CON	011E	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	T32	_	TCS	_	0000
T5CON	0120	TON	_	TSIDL	_	_	_	_	_	_	TGATE	TCKPS1	TCKPS0	_	_	TCS	_	0000

Legend: - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-7: **INPUT CAPTURE REGISTER MAP**

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
IC1BUF	0140							I	nput 1 Cap	ture Registe	r							FFFF
IC1CON	0142	—	_	ICSIDL	—	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC2BUF	0144							1	nput 2 Cap	ture Registe	r							FFFF
IC2CON	0146	—	_	ICSIDL	_	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC3BUF	0148							1	nput 3 Cap	ture Registe	r							FFFF
IC3CON	014A	—	_	ICSIDL	_	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC4BUF	014C								nput 4 Cap	ture Registe	٢							FFFF
IC4CON	014E	—	_	ICSIDL	—	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
IC5BUF	0150							1	nput 5 Cap	ture Registe	r							FFFF
IC5CON	0152	—	_	ICSIDL	—	_	_	_	_	ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICM0	0000
Legend:	— = ur	nimplement	ed, read as	'0'. Reset v	alues are s	hown in he	adecimal.											

© 2010 Microchip Technology Inc.

. .

DS39881D-page 37

TABLE 4-8: OUTPUT COMPARE REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC1RS	0180							Output 0	Compare 1	Secondary	Register							FFFF
OC1R	0182							Οι	utput Compa	are 1 Regis	ter							FFFF
OC1CON	0184	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC2RS	0186							Output 0	Compare 2	Secondary	Register							FFFF
OC2R	0188							Οι	utput Compa	are 2 Regis	ter							FFFF
OC2CON	018A	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC3RS	018C							Output 0	Compare 3	Secondary	Register							FFFF
OC3R	018E							Οι	utput Compa	are 3 Regis	ter							FFFF
OC3CON	0190	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC4RS	0192							Output 0	Compare 4	Secondary	Register							FFFF
OC4R	0194							Οι	utput Compa	are 4 Regis	ter							FFFF
OC4CON	0196	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000
OC5RS	0198							Output 0	Compare 5	Secondary	Register							FFFF
OC5R	019A							Οι	utput Compa	are 5 Regis	ter							FFFF
OC5CON	019C	_	_	OCSIDL	_	_	_	_	_	_	_	_	OCFLT	OCTSEL	OCM2	OCM1	OCM0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-9: I²C[™] REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
I2C1RCV	0200	—	—	_	—	—	-	_	—				Receive I	Register 1				0000
I2C1TRN	0202	_	_	_	_	_	_	-	_				Transmit	Register 1				OOFF
I2C1BRG	0204	_	—	—	_	—		—				Baud Rate	Generator	Register 1				0000
I2C1CON	0206	I2CEN	—	12CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C1STAT	0208	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
I2C1ADD	020A	_	_	_	_	_	_					Address I	Register 1					0000
I2C1MSK	020C	_	_	_	_	_		AMSK9	AMSK8	AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	0000
I2C2RCV	0210	-	_	_	_	_		_	_				Receive I	Register 2				0000
I2C2TRN	0212	-	_	_	_	_		_	_				Transmit	Register 2				00FF
I2C2BRG	0214	-	_	_	_	_		_				Baud Rate	Generator	Register 2				0000
I2C2CON	0216	I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
I2C2STAT	0218	ACKSTAT	TRSTAT	-	_	_	BCL	GCSTAT	ADD10	DD10 IWCOL I2COV D/Ā P S R/W RBF TBF							TBF	0000
I2C2ADD	021A	_	_	_	_	_	_		Address Register 2								0000	
I2C2MSK	021C	_	_	_	_	—	_	AMSK9	AMSK8	AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-10: UART REGISTER MAP

		•		- =														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U1MODE	0220	UARTEN	_	USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U1STA	0222	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U1TXREG	0224	—		—	—	_			UTX8	UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0	0000
U1RXREG	0226	—		—	—	_			URX8	URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0	0000
U1BRG	0228							Baud R	ate Genera	ator Prescale	r Register							0000
U2MODE	0230	UARTEN		USIDL	IREN	RTSMD		UEN1	UEN0	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL	0000
U2STA	0232	UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN	UTXBF	TRMT	URCISEL1	URCISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
U2TXREG	0234	—		_	—	_			UTX8	UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0	0000
U2RXREG	0236	—		_	—	_			URX8	URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0	0000
U2BRG	0238							Bai	ud Rate Ge	enerator Pres	caler							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-11: SPI REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	—	SPISIDL	—	—	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI1CON1	0242	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	_	_	_	_	_	_	_	_	_	_	_	SPIFE	SPIBEN	0000
SPI1BUF	0248							SF	PI1 Transmit/	Receive Bu	iffer							0000
SPI2STAT	0260	SPIEN	—	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI2CON1	0262	_	_	_	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL		_			_	_		_	_		_	SPIFE	SPIBEN	0000
SPI2BUF	0268							SF	PI2 Transmit/	Receive Bu	Iffer							0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISA	02C0		—	_	_	—	TRISA10 ⁽¹⁾	TRISA9(1)	TRISA8(1)	TRISA7(1)	—	—	TRISA4	TRISA3(2)	TRISA2 ⁽³⁾	TRISA1	TRISA0	079F
PORTA	02C2	_	_	_	_	_	RA10 ⁽¹⁾	RA9 ⁽¹⁾	RA8 ⁽¹⁾	RA7 ⁽¹⁾	_	_	RA4	RA3 ⁽²⁾	RA2 ⁽³⁾	RA1	RA0	0000
LATA	02C4	_	_	_	_	_	LATA10 ⁽¹⁾	LATA9 ⁽¹⁾	LATA8 ⁽¹⁾	LATA7 ⁽¹⁾	_	_	LATA4	LATA3 ⁽²⁾	LATA2 ⁽³⁾	LATA1	LATA0	0000
ODCA	02C6		—	_	_	—	ODA10 ⁽¹⁾	ODA9 ⁽¹⁾	ODA8 ⁽¹⁾	ODA7 ⁽¹⁾	—	—	ODA4	ODA3 ⁽²⁾	ODA2 ⁽³⁾	ODA1	ODA0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

2: Bits are available only when the primary oscillator is disabled (POSCMD<1:0> = 00); otherwise read as '0'.

3: Bits are available only when the primary oscillator is disabled or EC mode is selected (POSCMD<1:0> = 00 or 11) and CLKO is disabled (OSCIOFNC = 0); otherwise, read as '0'.

TABLE 4-13: PORTB REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISB	02C8	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
PORTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	0000
LATB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	0000
ODCB	02CE	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	ODB0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-14: PORTC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISC ⁽¹⁾	02D0	—	_	—		_	—	TRISC9	TRISC8	TRISC7	TRISC6	TRISC5	TRISC4	TRISC3	TRISC2	TRISC1	TRISC0	03FF
PORTC ⁽¹⁾	02D2	_	_	_	_	_	_	RC9	RC8	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	0000
LATC ⁽¹⁾	02D4	_	_	_	_	_	_	LATC9	LATC8	LATC7	LATC6	LATC5	LATC4	LATC3	LATC2	LATC1	LATC0	0000
ODCC ⁽¹⁾	02D6	_		—	—	—	_	ODC9	OSC8	ODC7	ODC6	ODC5	ODC4	ODC3	ODC2	ODC1	ODC0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

TABLE 4-15: PAD CONFIGURATION REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PADCFG1	02FC	—			—			—	_	—		_				RTSECSEL	PMPTTL	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2010 Microchip Technology Inc.

	TABLE 4-16:	ADC REGISTER MAP
--	-------------	------------------

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Dat	a Buffer 0								xxxx
ADC1BUF1	0302								ADC Dat	a Buffer 1								xxxx
ADC1BUF2	0304								ADC Dat	a Buffer 2								xxxx
ADC1BUF3	0306								ADC Dat	a Buffer 3								xxxx
ADC1BUF4	0308								ADC Dat	a Buffer 4								xxxx
ADC1BUF5	030A								ADC Dat	a Buffer 5								xxxx
ADC1BUF6	030C								ADC Dat	a Buffer 6								xxxx
ADC1BUF7	030E								ADC Dat	a Buffer 7								xxxx
ADC1BUF8	0310								ADC Dat	a Buffer 8								xxxx
ADC1BUF9	0312								ADC Dat	a Buffer 9								xxxx
ADC1BUFA	0314								ADC Data	a Buffer 10								xxxx
ADC1BUFB	0316								ADC Data	a Buffer 11								xxxx
ADC1BUFC	0318								ADC Data	a Buffer 12								xxxx
ADC1BUFD	031A								ADC Data	a Buffer 13								xxxx
ADC1BUFE	031C								ADC Data	a Buffer 14								xxxx
ADC1BUFF	031E								ADC Data	a Buffer 15	-		-	-			-	xxxx
AD1CON1	0320	ADON	_	ADSIDL	—	—	_	FORM1	FORM0	SSRC2	SSRC1	SSRC0	—	—	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	—	—	CSCNA	-	—	BUFS	—	SMPI3	SMPI2	SMPI1	SMP10	BUFM	ALTS	0000
AD1CON3	0324	ADRC	_	_	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS	0328	CH0NB	_	_	_	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CH0NA	_	—	—	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
AD1PCFG	032C	PCFG15	_	_	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8 ⁽¹⁾	PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1CSSL	0330	CSSL15	_	_	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8 ⁽¹⁾	CSSL7 ⁽¹⁾	CSSL6 ⁽¹⁾	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are not available on 28-pin devices; read as '0'.

TABLE 4-17: PARALLEL MASTER/SLAVE PORT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	0600	PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN	CSF1	CSF0	ALP	-	CS1P	BEP	WRSP	RDSP	0000
PMMODE	0602	BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0	WAITB1	WAITB0	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1	WAITE0	0000
PMADDR	0604	_	CS1	_	_	_	ADDR10	ADDR9	ADDR8	ADDR7	ADDR6	ADDR5	ADDR4	ADDR3	ADDR2	ADDR1	ADDR0	0000
PMDOUT1							Pa	rallel Port D	ata Out Reg	gister 1 (Buf	fers 0 and 1)						0000
PMDOUT2	0606						Pa	rallel Port D	ata Out Reg	gister 2 (Buf	fers 2 and 3)						0000
PMDIN1	0608						P	arallel Port I	Data In Regi	ister 1 (Buffe	ers 0 and 1)							0000
PMDIN2	060A						P	arallel Port I	Data In Regi	ister 2 (Buffe	ers 2 and 3)							0000
PMAEN	060C	_	PTEN14	_	_	_	PTEN10	PTEN9	PTEN8	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000
PMSTAT	060E	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	0000

PIC24FJ64GA004 FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-18: REAL-TIME CLOCK AND CALENDAR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ALRMVAL	0620						Alarm V	Value Registe	r Window Bas	ed on ALR	MPTR<1:0	>						xxxx
ALCFGRPT	0622	ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0	ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0	0000
RTCVAL	0624						RTCC	Value Regist	er Window Ba	sed on RT	CPTR<1:0	>						xxxx
RCFGCAL	0626	RTCEN	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	RTCPTR1	RTCPTR0	CAL7	CAL6	CAL5	CAL4	CAL3	CAL2	CAL1	CAL0	0000
1 1					1													

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-19: DUAL COMPARATOR REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMCON	0630	CMIDL		C2EVT	C1EVT	C2EN	C1EN	C2OUTEN	C1OUTEN	C2OUT	C1OUT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS	0000
CVRCON	0632	_	_	_	_	_	_	_	_	CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-20: CRC REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CRCCON	0640	—	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0	CRCFUL	CRCMPT	_	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0	0040
CRCXOR	0642	X15	X14	X13	X12	X11	X10	X9	X8	X7	X6	X5	X4	X3	X2	X1	_	0000
CRCDAT	0644								CRC Data Ir	nput Registe	er							0000
CRCWDAT	0646								CRC Resi	ult Register								0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-21: PERIPHERAL PIN SELECT REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RPINR0	0680	_	_	_	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	—	_	_	_		_	_	—	1F00
RPINR1	0682	_	_	_	_	_	_	_	—	_	_	_	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	001F
RPINR3	0686	_	_	_	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0	_	_	_	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	1F1F
RPINR4	0688		_	_	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0	_	_	_	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0	1F1F
RPINR7	068E		_	_	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0	_	_	_	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	1F1F
RPINR8	0690		_	_	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0	_	_	_	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	1F1F
RPINR9	0692				_	_		_	—	—	_	_	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	001F
RPINR11	0696				OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0	—	_	_	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0	1F1F
RPINR18	06A4	_	—		U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	—	_	_	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	1F1F
RPINR19	06A6	_	—		U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0	—	_	_	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	1F1F
RPINR20	06A8	_	—		SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	—	_	_	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0	1F1F
RPINR21	06AA	—	—	—	—	—	_	—	—		—	—	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	001F
RPINR22	06AC	_	_	_	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	_	_	_	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0	1F1F
RPINR23	06AE	_	_	_	_	_	_	_	—	_	_	_	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	001F
RPOR0	06C0	_	_	_	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0	_	_	_	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0	0000
RPOR1	06C2	_	_	_	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0	_	_	_	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
RPOR2	06C4	_	_	_	RP5R4	RP5R3	RP5R2	RP5R1	RP5R0	_	_	_	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
RPOR3	06C6	_	—	—	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0	—	—	—	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0	0000
RPOR4	06C8	_	—	—	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0	—	—	—	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
RPOR5	06CA	_	_	_	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0	_	_	_	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0	0000
RPOR6	06CC	_	_	_	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0	_	_	_	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0	0000
RPOR7	06CE	_	_	_	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0	_	_	_	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
RPOR8	06D0	_	_	_	RP17R4 ⁽¹⁾	RP17R3 ⁽¹⁾	RP17R2 ⁽¹⁾	RP17R1 ⁽¹⁾	RP17R0 ⁽¹⁾	_	_	_	RP16R4 ⁽¹⁾	RP16R3 ⁽¹⁾	RP16R2 ⁽¹⁾	RP16R1 ⁽¹⁾	RP16R0 ⁽¹⁾	0000
RPOR9	06D2	-	—	—	RP19R4 ⁽¹⁾	RP19R3 ⁽¹⁾	RP19R2 ⁽¹⁾	RP19R1 ⁽¹⁾	RP19R0 ⁽¹⁾	_	—	—	RP18R4 ⁽¹⁾	RP18R3 ⁽¹⁾	RP18R2 ⁽¹⁾	RP18R1 ⁽¹⁾	RP18R0 ⁽¹⁾	0000
RPOR10	06D4	_	_	_	RP21R4 ⁽¹⁾	RP21R3 ⁽¹⁾	RP21R2 ⁽¹⁾	RP21R1 ⁽¹⁾	RP21R0 ⁽¹⁾	_	_	—	RP20R4 ⁽¹⁾	RP20R3 ⁽¹⁾	RP20R2 ⁽¹⁾	RP20R1 ⁽¹⁾	RP20R0 ⁽¹⁾	0000
RPOR11	06D6	—	—	—	RP23R4 ⁽¹⁾	RP23R3 ⁽¹⁾	RP23R2 ⁽¹⁾	RP23R1 ⁽¹⁾	RP23R0 ⁽¹⁾	—	—	—	RP22R4 ⁽¹⁾	RP22R3 ⁽¹⁾	RP22R2 ⁽¹⁾	RP22R1 ⁽¹⁾	RP22R0 ⁽¹⁾	0000
RPOR12	06D8	-	—	—	RP25R4 ⁽¹⁾	RP25R3 ⁽¹⁾	RP25R2 ⁽¹⁾	RP25R1 ⁽¹⁾	RP25R0 ⁽¹⁾	_	—	—	RP24R4 ⁽¹⁾	RP24R3 ⁽¹⁾	RP24R2 ⁽¹⁾	RP24R1 ⁽¹⁾	RP24R0 ⁽¹⁾	0000

r I

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RCON	0740	TRAPR	IOPUWR	—	_	_	_	СМ	VREGS	EXTR	SWR	SWDTEN	WDTO	SLEEP	IDLE	BOR	POR	(Note 1)
OSCCON	0742	_	COSC2	COSC1	COSC0	_	NOSC2	NOSC1	NOSC0	CLKLOCK	IOLOCK	LOCK	_	CF	_	SOSCEN	OSWEN	(Note 2
CLKDIV	0744	ROI	DOZE2	DOZE1	DOZE0	DOZEN	RCDIV2	RCDIV1	RCDIV0	_	_	_	_	_	_	_	_	3140
OSCTUN	0748	_	_					_		_	_	TUN5	TUN4	TUN3	TUN2	TUN1	TUN0	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: RCON register Reset values are dependent on type of Reset.

2: OSCCON register Reset values are dependent on configuration fuses and by type of Reset.

TABLE 4-23: NVM REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	0760	WR	WREN	WRERR	—	_	_	_	_	—	ERASE	—	—	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000 (1)
NVMKEY	0766	_	_	_	_	_	—	_	_				NVMKE	Y<7:0>				0000

PIC24FJ64GA004 FAMILY

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset.

TABLE 4-24: PMD REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMD1	0770	T5MD	T4MD	T3MD	T2MD	T1MD	—	—	—	I2C1MD	U2MD	U1MD	SPI2MD	SPI1MD	—	_	ADC1MD	0000
PMD2	0772	_	_	_	IC5MD	IC4MD	IC3MD	IC2MD	IC1MD	_	_	_	OC5MD	OC4MD	OC3MD	OC2MD	OC1MD	0000
PMD3	0774	_	_	_	—	—	CMPMD	RTCCMD	PMPMD	CRCPMD	_	_	_	_	_	I2C2MD	_	0000

Legend: — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

4.2.5 SOFTWARE STACK

In a ddition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free w ord and grows from lower to h igher addresses. It pr e-decrements f or stack p ops a nd post-increments for s tack p ushes, as sh own in Figure 4-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.

Note:	A PC p ush d uring ex ception pr ocessing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, s ets an up per address boundary for the stack. SPLIM is uninitialized at Reset. As is the cas e for the S tack Pointer, SPL IM<0> is forced to '0' because al I stack op erations must be word-aligned. Wh enever a n EA is generated u sing W15 as a source or destination pointer, the resulting address is c ompared with the value in SPL IM. If the contents of the S tack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur o n a su bsequent pus h operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be les s than 0800h. Th is prev ents th e st ack from interfering with the S pecial Function R egister (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.





4.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a m odified H arvard s cheme, m eaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program w ord. The rem apping me thod allows an application to access a large block of data on a read-only basis, w hich is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

4.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 1 6 and 24 b its, respectively, a m ethod is needed to cr eate a 23-bit or 24-b it program address from 16-bit data registers. The solution depends on the interface method to be used.

For t able operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Mo st Signific ant b it of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For re mapping op erations, the 8-bit Pro gram Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this lim its re mapping ope rations s trictly to the us er memory area.

Table 4-25 and Figure 4-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

TABLE 4-25: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	n Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	xxx xxxx	xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		02	xxx xxxx	XXX		xxx
	Configuration T	В	LPAG<7:0>		Data EA<15:0>	
		1:	xxx xxxx	XXX		xxx
Program Space Visibility	User	0	PSVPAG<7	':0>	Data EA<14	:0>(1)
(Block Remap/Read)		0	XXXX XXX	κx	xxx xxxx xxx	x xxxx

Note 1: Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

FIGURE 4-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



Note 1: The LSb of program space addresses is always fixed as '0' in order to maintain word alignment of data in the program and data spaces.

2: Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

4.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions of fer a direct method of reading or writing the low er w ord of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The P C is incremented by two for each successive 24-bit pro gram word . Th is a llows p rogram m emory addresses to directly map to data s pace a ddresses. Program memory can thus be regarded as two 16-bit word-wide address spaces, residing side by side, each with th e s ame a ddress range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.

Two table instructions a re provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table R ead Low): In W ord m ode, it maps the lower w ord of the pr ogram sp ace location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data a ddress. T he upper b yte i s selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Re ad Hi gh): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a d ata a ddress. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the p rogram w ord to D <7:0> of the data address, a s a bove. N ote that t th e d ata w ill always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a sim ilar f ashion, t wo t able ins tructions, TBLWTH and TBLWTL, ar e used t o w rite i ndividual by tes or words to a pr ogram s pace address. The d etails o f their operation are explained in **Section 5.0 "Flash Program Memory"**.

For all table operations, the area of progr am memory space to be accessed is determined by the T able Memory P age Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the p age is located in configuration space.

Note: Only table read operations will execute in the configuration memory space, and only then, in implemented a reas s uch as the Device ID. Table write operations are not allowed.



4.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of sto red constant data from the d ata space wi thout the n eed to us e special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1', and program space visbility is enabled by setting the PSV bit in the CPU Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, P SVPAG functions as the upper 8 bits of the p rogram memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 4-7), only the lower 16 bits of the 24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data s hould be programmed with '1111 1111 'or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be ac cidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.

For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV which are executed inside a REPEAT loo p, th ere w ill b e so me instances th at require tw o i nstruction cy cles in a ddition to th e specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

When CORCON < 2 > = 1 and EA < 15 > = 1: **Program Space Data Space PSVPAG** 15 23 0 000000h 0000h Data EA<14:0> 02 010000h 018000h The data in the page designated by PSV-PAG is mapped into the upper half of the data memory 8000h space PSV Area ...while the lower 15 bits of the EA specify an exact address FFFFh within the PSV area. This corresponds exactly to the same lower 15 bits of the actual program space 800000h address.

FIGURE 4-7: PROGRAM SPACE VISIBILITY OPERATION

5.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features
	of this group of PI C24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Fa mily R eference Manual",
	"Section 4. Progra m Me mory"
	(DS39715).

The PIC24FJ64GA004 family of devices contains internal Flash program memory for s toring and executing application code. The memory is readable, writable and erasable when operating with VDD over 2.25V.

Flash memory can be programmed in three ways:

- In-Circuit Serial Programming[™] (ICSP[™])
- Run-Time Self-Programming (RTSP)
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a P IC24FJ64GA004 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGCx and PGDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This a llows c ustomers t o m anufacture bo ards w ith unprogrammed devices and then program the microcontroller just before s hipping the product. This also allows the most recent firmware or a custom firmware to be programmed. RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time, and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

5.1 Table Instructions and Flash Programming

Regardless of the method us ed, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 5-1.

The TBLRDL and the TBLWTL instructions are used to read or w rite to bi ts<15:0> of pro gram me mory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to b its<23:16> of pro gram memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.

FIGURE 5-1: ADDRESSING FOR TABLE REGISTERS



5.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a tim e. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, dat a w ritten u sing t able w rites is sto red i n holding latches un til th e pro gramming sequence is executed.

Any number of TBLWT in structions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused ad dresses s hould be p rogrammed w ith FFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to I oad t he bu ffers. P rogramming i s pe rformed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write op eration. Subs equent w rites, ho wever, w ill wipe out any previous writes.

Note: Writing to a location multiple times without erasing it is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

5.3 Enhanced In-Circuit Serial Programming

Enhanced In-C ircuit Seri al Programming us es an on-board bootloader, known as the program executive, to manage the programming process. U sing an SPI data frame format, the program executive can erase, program and verify prog ram memory. For mo re information on En hanced IC SP, see the device programming specification.

5.4 Control Registers

There are two SF Rs us ed to read an d w rite th e program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 5-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a w rite-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AA h to the NVMKEY register. Refer to **Section 5.5 "Programming Operations"** for further details.

5.5 Programming Operations

A complete programming sequence is n ecessary for programming or era sing the internal F lash i n R TSP mode. During a programming or era se operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

Configuration W ord values are stored in the last two locations of program memory. Performing a page erase operation on the last page of program memory clears these values and enables code protection. As a result, avoid p erforming p age erase operations on the last page of program memory.

REGISTER 5-1:	NVMCON: FLASH MEMORY	CONTROL REGISTER

R/SO-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	—	—	—	—	—
bit 15							bit 8

U-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
—	ERASE	—	—	NVMOP3 ⁽¹⁾	NVMOP2 ⁽¹⁾	NVMOP1 ⁽¹⁾	NVMOP0 ⁽¹⁾
bit 7							bit 0

Legend:	SO = Set Only bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	WR: Write Control bit
	 1 = Initiates a Flash memory program or erase operation. The operation is self-timed and the bit is cleared by hardware once operation is complete.
	0 = Program or erase operation is complete and inactive
bit 14	WREN: Write Enable bit
	1 = Enable Flash program/erase operations
	0 = Inhibit Flash program/erase operations
bit 13	WRERR: Write Sequence Error Flag bit
	 1 = An im proper pro gram or e rase se quence att empt or te rmination has oc curred (b it is se t automatically on any set attempt of the WR bit)
	0 = The program or erase operation completed normally
bit 12-7	Unimplemented: Read as '0'
bit 6	ERASE: Erase/Program Enable bit
	 1 = Perform the erase operation specified by NVMOP3:NVMOP0 on the next WR command 0 = Perform the program operation specified by NVMOP3:NVMOP0 on the next WR command
bit 5-4	Unimplemented: Read as '0'
bit 3-0	NVMOP3:NVMOP0: NVM Operation Select bits ⁽¹⁾
	1111 = Memory bulk erase operation (ERASE = 1) or no operation (ERASE = 0) ⁽²⁾
	0011 = Memory word program operation (ERASE = 0) or no operation (ERASE = 1)
	0010 = Memory page erase operation (ERASE = 1) or no operation (ERASE = 0)
	0001 = Mernory row program operation (ERASE = 0) or no operation (ERASE = 1)
Note 1:	All other combinations of NVMOP3:NVMOP0 are unimplemented.
2:	Available in ICSP™ mode only. Refer to device programming specification.

5.5.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block c ontaining the de sired row. The g eneral process is:

- 1. Read eight ro ws o f program m emory (512 instructions) and store in data RAM.
- 2. Update t he program data i n R AM w ith t he desired new data.
- 3. Erase the block (see Example 5-1):
 - a) Set the N VMOP bits (NVMCON<3:0>) to ⁽⁰⁰¹⁰⁾ to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
 - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
 - c) Write 55h to NVMKEY.
 - d) Write AAh to NVMKEY.
 - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 5-1).
- 5. Write the program block to Flash memory:
 - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
 - b) Write 55h to NVMKEY.
 - c) Write AAh to NVMKEY.
 - d) Set the WR b it. The p rogramming cycle begins and the C PU stalls for the duration of the write cycle. When the write to Flash memory is d one, the WR bit i s cleared automatically.
- Repeat steps 4 and 5, using the next available 64 instructions from the block in da ta R AM by incrementing the value in TBL PAG, un til al I 512 instructions a rew ritten back t o Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 5-3.

EXAMPLE 5-1: ERASING A PROGRAM MEMORY BLOCK

; Set up NVMCO	N for block erase operation		
MOV	#0x4042, W0	;	
MOV	W0, NVMCON	;	Initialize NVMCON
; Init pointer	to row to be ERASED		
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize in-page EA[15:0] pointer
TBLWTL	WO, [WO]	;	Set base address of erase block
DISI	#5	;	Block all interrupts with priority <7
		;	for next 5 instructions
MOV	#0x55, W0		
MOV	W0, NVMKEY	;	Write the 55 key
MOV	#0xAA, W1	;	
MOV	W1, NVMKEY	;	Write the AA key
BSET	NVMCON, #WR	;	Start the erase sequence
NOP		;	Insert two NOPs after the erase
NOP		;	command is asserted

EXAMPLE 5-2: LOADING THE WRITE BUFFERS

;	Set up NVMCON :	for row programming operations		
	MOV	#0x4001, W0	;	
	MOV	W0, NVMCON	;	Initialize NVMCON
;	Set up a pointe	er to the first program memory	loc	ation to be written
;	program memory	selected, and writes enabled		
	MOV	#0x0000, W0	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	;	An example program memory address
;	Perform the TB	LWT instructions to write the I	latc	hes
;	0th_program_wo	rd		
	MOV	#LOW_WORD_0, W2	;	
	MOV	#HIGH_BYTE_0, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	<pre>1st_program_wo:</pre>	rd		
	MOV	#LOW_WORD_1, W2	;	
	MOV	#HIGH_BYTE_1, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
;	2nd_program_w	ord		
	MOV	#LOW_WORD_2, W2	;	
	MOV	#HIGH_BYTE_2, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
	•			
	•			
	•	_		
;	63rd_program_w	ord		
	MOV	#LOW_WORD_31, W2	;	
	MOV	#HIGH_BYTE_31, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [WU]	;	Write PM nigh byte into program latch

EXAMPLE 5-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
NOP		; 2 NOPs required after setting WR
NOP		;
BTSC	NVMCON, #15	; Wait for the sequence to be completed
BRA \$	-2	;

5.5.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash loc ation has be en er ased, it c an be programmed us ing table w rite ins tructions to w rite an instruction w ord (2 4-bit) into the write latch. Th e TBLPAG register is loaded with the 8 Most Significant Bytes of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (se e Example 5-4).

EXAMPLE 5-4: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

; ;	Setup a p	pointer to data Program Memory		
	MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;	
	MOV	W0, TBLPAG	;	Initialize PM Page Boundary SFR
	MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;	Initialize a register with program memory address
	MOV	#LOW_WORD_N, W2	;	
	MOV	#HIGH_BYTE_N, W3	;	
	TBLWTL	W2, [W0]	;	Write PM low word into program latch
	TBLWTH	W3, [W0++]	;	Write PM high byte into program latch
; ;	Setup NVN	4CON for programming one word t	0	data Program Memory
	MOV	#0x4003, W0	;	
	MOV	WU, NVMCON	;	Set NVMOP bits to UUII
	DISI	#5	;	Disable interrupts while the KEY sequence is written
	MOV	#0x55, W0	;	Write the key sequence
	MOV	W0, NVMKEY		
	MOV	#0xAA, W0		
	MOV	W0, NVMKEY		
	BSET	NVMCON, #WR	;	Start the write cycle
	NOP		;	2 NOPs required after setting WR
	NOP		;	

6.0 RESETS

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 7. Reset" (DS39712).

The R eset module c ombines all R eset s ources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified bl ock di agram of the R eset mo dule is shown in Figure 6-1.

Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and pe ripherals are forced to a kn own R eset s tate. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.

Note: Refer to the s pecific peripheral or C PU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Res et (see Register 6-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. S etting a particular R eset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.





R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPF	R IOPUWR	_	_	_	-	CM	VREGS
bit 15	1						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN ⁽²⁾	WDTO	SLEEP	IDLE	BOR	POR
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	TRAPR: Trap 1 = A Trap Co 0 = A Trap Co	Reset Flag bit onflict Reset ha onflict Reset ha	s occurred s not occurre	d	et Flog bit		
dit 14	1 = An ill ega Address 0 = An illegal	gal Opcode or Il op code de teo Pointer caused I opcode or unii	ction, an illeg a Reset nitialized W R	W Access Res gal add ress m eset has not o	et Flag bit ode or uni nitial ccurred	lized W re giste	er u sed as an
bit 13-10	Unimplemen	ted: Read as '	י)				
bit 9	CM: Configur 1 = A Configu 0 = A Configu	ation Word Mis Iration Word Mi Iration Word Mi	match Reset smatch Rese smatch Rese	Flag bit t has occurred t has not occu	rred		
bit 8	VREGS: Volta 1 = Regulator 0 = Regulator	age Regulator S remains active r goes to standb	Standby Enab during Sleep by during Slee	le bit o ep			
bit 7	EXTR: Extern 1 = A Master 0 = A Master	nal Reset (MCL Clear (pin) Res Clear (pin) Res	R) Pin bit et has occurr et has not oc	ed curred			
bit 6	SWR: Softwa 1 = A RESET 0 = A RESET	re Reset (Instru instruction has instruction has	uction) Flag b been execute not been exe	it ed cuted			
bit 5	SWDTEN: So 1 = WDT is er 0 = WDT is di	oftware Enable/ nabled isabled	Disable of WI	DT bit ⁽²⁾			
bit 4	WDTO: Watcl 1 = WDT time 0 = WDT time	hdog Timer Tim e-out has occur e-out has not oc	ne-out Flag bi red ccurred	t			
bit 3	SLEEP: Wake 1 = Device ha 0 = Device ha	e From Sleep F as been in Slee as not been in S	lag bit p mode Sleep mode				
bit 2	IDLE: Wake-u 1 = Device ha 0 = Device ha	IDLE: Wake-up From Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode					
bit 1	BOR: Brown- 1 = A Brown- 0 = A Brown-	BOR: Brown-out Reset Flag bit 1 = A Brown-out Reset has occurred. Note that BOR is also set after a Power-on Reset. 0 = A Brown-out Reset has not occurred					
bit 0	POR: Power- 1 = A Power- 0 = A Power-	on Reset Flag l up Reset has o up Reset has n	bit ccurred ot occurred				
Note 1:	All of the Reset sta cause a device Re	itus bits may be set.	set or cleare	d in software.	Setting one of th	nese bits in soft	ware does not

REGISTER 6-1: RCON: RESET CONTROL REGISTER⁽¹⁾

2: If the FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the SWDTEN bit setting.

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	—
POR (RCON<0>)	POR	—

TABLE 6-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

6.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 6-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 8.0 "O scillator Configur ation"** for further details.

TABLE 6-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOS Configuration bits
BOR	(CW2<10:8>)
MCLR	COSC Control bits
WDTO	(OSCCON<14:12>)
SWR	

6.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 6-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time that the device ac tually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSC M delay d etermines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Reset Type	Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes
POR	EC, FRC, FRCDIV, LPRC	TPOR + TSTARTUP + TRST	—	_	1, 2, 3
	ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	TLOCK	TFSCM	1, 2, 3, 5, 6
	XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6
	XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6
BOR	EC, FRC, FRCDIV, LPRC	TSTARTUP + TRST	—	_	2, 3
	ECPLL, FRCPLL	TSTARTUP + TRST	TLOCK	TFSCM	2, 3, 5, 6
	XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	2, 3, 4, 6
	XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	TFSCM	2, 3, 4, 5, 6
MCLR	Any Clock	Trst	_	_	3
WDT	Any Clock	Trst	—	—	3
Software	Any clock	Trst	—	_	3
Illegal Opcode	Any Clock	Trst	—	_	3
Uninitialized W	Any Clock	Trst			3
Trap Conflict	Any Clock	Trst			3

TABLE 6-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

Note 1: TPOR = Power-on Reset delay (10 μ s nominal).

2: TSTARTUP = TVREG (10 μs nominal) if on-chip regulator is enabled or TPWRT (64 ms nominal) if on-chip regulator is disabled.

- **3:** TRST = Internal state Reset time.
- 4: TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.
- **5:** TLOCK = PLL lock time (2 ms nominal).
- 6: TFSCM = Fail-Safe Clock Monitor delay.

6.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. So me c rystal c ircuits (especially low-frequency c rystals) will ha ve a rel atively lon g start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

6.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the F SCM is enabled, it will beg in to monitor the system clock source when SYSRST is released. If a valid clock source is not a vailable at th is time, the device will automatically switch to the FRC os cillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

6.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL , a sm all delay, T FSCM, will automatically be inserted after the POR and PW RT delay times. The FSCM will not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 100 μs and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay will prevent an oscillator failure trap at a device Reset when the PWRT is disabled.

6.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for th e Os cillator Co ntrol re gister, OSCCON, will depend on the type of Reset and the programmed values of th e FN OSC bits in the C W2 register (se e Table 6-2). The RCFGCAL and NVMCON registers are only affected by a POR.

NOTES:

7.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 8. Interrupts" (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- · Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- · Fixed interrupt entry and return latencies

7.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 7-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each in terrupt vector contains a 24 -bit wide address. The value prog rammed i nto e ach in terrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24FJ64GA004 fam ily de vices im plement non-maskable traps and unique interrupts. These are summarized in Table 7-1 and Table 7-2.

7.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 7-1. Access to the AIVT is p rovided by th e AL TIVT c ontrol b it (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a mea ns to switch betw een an application and a support environment without requiring the interrupt v ectors to be reprogrammed. This fea ture also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT s hould be programmed with the same addresses used in the IVT.

7.2 Reset Sequence

A device R eset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset which f orces the PC to z ero. The m icro-controller the n be gins program execution at I ocation 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT s hould be programmed with the address of a default interrupt handler ro utine that c ontains a RESET instruction.

FIGURE 7-1: PIC24F INTERRUPT VECTOR TABLE

	Reset – GOTO Instruction	000000h	
	Reset – GOTO Address	000002h	
	Reserved	000004h	
	Oscillator Fail Trap Vector	1	
	Address Error Trap Vector	-	
	Stack Error Trap Vector		
	Math Error Tran Vector	-	
	Reserved	-	
	Reserved	-	
	Reserved		
	Interrupt Vector 0	000014h	1
	Interrupt Vector 1	1	
	_		
	Interrupt Vector 52	00007Ch	
rity	Interrupt Vector 53	00007Eh	Interrupt Vector Table (IVT)(")
rio	Interrupt Vector 54	000080h	
л Ц			
rde	_		
0			
rra	Interrupt Vector 116	0000FCh	
lati	Interrupt Vector 117	0000FEh	
2 D	Reserved	000100h	
sin	Reserved	000102h	
ea	Reserved		
ect	Oscillator Fail Trap Vector		
	Address Error Trap Vector		
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		7
	Reserved		
	Interrupt Vector 0	000114h	
	Interrupt Vector 1	_	
		-	
		_	
		0004701	Alternate interrupt vector Table (AIVI)
	Interrupt Vector 52	00017Ch	
	Interrupt Vector 53	00017En	
	Interrupt vector 54	0001800	
	—	4	
	—	-	
			_
↓	Interrupt Vector 117	0001555	
۲	Start of Codo	00017E11	
	Start UI COUE	00020011	

TABLE 7-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	0001172h	Reserved

	Vector		ΔΙντ	Interrupt Bit Locations			
Interrupt Source	Number	IVT Address	Address	Flag	Enable	Priority	
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>	
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>	
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>	
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>	
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>	
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>	
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>	
I2C1 Slave Event	16	000034h	000034h	IFS1<0>	IEC1<0>	IPC4<2:0>	
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>	
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>	
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>	
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>	
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>	
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>	
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>	
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>	
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>	
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>	
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>	
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>	
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>	
Parallel Master Port	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>	
Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<13>	IPC15<10:8>	
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>	
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>	
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC0<0>	IPC8<2:0>	
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>	
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>	
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>	
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>	
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>	
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>	
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>	
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>	
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>	
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>	
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>	
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>	
LVD Low-Voltage Detect	72	0000A4h	000124h	IFS4<8>	IEC4<8>	IPC17<2:0>	

TABLE 7-2: IMPLEMENTED INTERRUPT VECTORS

7.3 Interrupt Control and Status Registers

The PIC24FJ64GA004 family of devices implements a total of 28 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS4
- IEC0 through IEC4
- IPC0 through IPC12, IPC15, IPC16 and IPC18

Global i nterrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Ne sting Di sable (NSTDIS) b it, a s we ll a s th e control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or ext ernal signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 7-2. For ex ample, the IN T0 (Ext ernal Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) c ontains the IPL 2:IPL0 bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The C ORCON register contains the IPL 3 bit, which together with IPL2:IPL0, also indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All in terrupt r egisters a re de scribed i n R egister 7-1 through Register 7-29, in the following pages.

REGISTER 7-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
—	—	—	—	—	—	—	DC ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 ^(2,3)	IPL1 ^(2,3)	IPL0 ^(2,3)	RA ⁽¹⁾	N ⁽¹⁾	OV ⁽¹⁾	Z ⁽¹⁾	C ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-5 **IPL2:IPL0:** CPU Interrupt Priority Level Status bits^(2,3) 111 = CPU interrupt priority level is 7 (15). User interrupts disabled. 110 = CPU interrupt priority level is 6 (14) 101 = CPU interrupt priority level is 5 (13)

- 100 = CPU interrupt priority level is 3 (13) 100 = CPU interrupt priority level is 4 (12)
- 011 = CPU interrupt priority level is 3 (11)
- 010 = CPU interrupt priority level is 2 (10)
- 001 = CPU interrupt priority level is 1 (9)
- 000 = CPU interrupt priority level is 0(8)
- **Note 1:** See Register 3-1 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
 - **2:** The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1.
 - 3: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

REGISTER 7-2: C	CORCON: CPU CONTROL REGISTER
-----------------	------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—		_		_	_
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—		IPL3 ⁽²⁾	PSV ⁽¹⁾	—	_
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at I	POR	(1' = Bit is set (0' = Bit is cleared x = Bit is unknown			iown		

bit 3 IPL3: CPU Interrupt Priority Level Status bit⁽²⁾ 1 = CPU interrupt priority level is greater than 7 0 = CPU interrupt priority level is 7 or less

- **Note 1:** See Register 3-2 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
 - 2: The IPL3 bit is concatenated with the IPL2:IPL0 bits (SR<7:5>) to form the CPU interrupt priority level.

R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
NSTDIS	—	_	_		_	—	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
—	—		MATHERR	ADDRERR	STKERR	OSCFAIL	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	NSTDIS: Inte	rrupt Nesting D	isable bit				
	1 = Interrupt r	nesting is disab	bled				
		nesting is enab	iea				
DIT 14-5	Unimplemen	ted: Read as	0 ¹				
bit 4	MATHERR: A	Arithmetic Error	Trap Status bi	t			
	1 = Overflow	trap has occuri	rea				
bit 3	ADDRERR: A	Address Frror T	ran Status bit				
Sit 0	1 = Address e	error trap has o	ccurred				
	0 = Address e	error trap has n	ot occurred				
bit 2	STKERR: Sta	ack Error Trap	Status bit				
	1 = Stack erro	or trap has occ	urred				
	0 = Stack erro	or trap has not	occurred				
bit 1	OSCFAIL: Os	scillator Failure	Trap Status bit	t			
	1 = Oscillator	failure trap has	s occurred				
1.11.0		tailure trap has	s not occurred				
bit 0	Unimplemen	ted: Read as '	0′				

REGISTER 7-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
ALTIVT	DISI		—	_	_	_	_
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
_	—		_		INT2EP	INT1EP	INT0EP
bit 7	·						bit 0
Legend:							
R = Readabl	le bit	W = Writable I	oit	U = Unimpler	mented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	ALTIVT: Enat	ole Alternate Int	errupt Vector	Table bit			
	1 = Use Alteri	nate Interrupt V	ector Table				
	0 = Use stand	lard (default) ve	ector table				
bit 14	DISI: DISI In	struction Status	s bit				
	1 = DISI inst	ruction is active) Ativa				
h:+ 40 0	0 = DISI INSU	ruction is not ac	,				
DIL 13-3		teu: Reau as (L :4		
DIT 2	INIZEP: Exte	ernal Interrupt 2	Eage Detect	Polarity Select	DIt		
	1 = Interrupt c 0 = Interrupt c	on positive edg	e Ie				
bit 1	INT1FP: Exte	ernal Interrupt 1	- Edge Detect	Polarity Select	bit		
	1 = Interrupt of	on negative edg	le				
	0 = Interrupt o	on positive edge	9				
bit 0	INT0EP: Exte	rnal Interrupt 0	Edge Detect	Polarity Select	bit		
	1 = Interrupt o	on negative edg	e				
	0 = Interrupt o	on positive edge	e				

REGISTER 7-4: INTCON2: INTERRUPT CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF
bit 15							bit 8
DAMO							DAALO
	R/W-U		0-0		R/W-0		
I∠IF bit 7	UC2IF	IC2IF	_	IIIF	OCTIF	ICTIF	hit 0
							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
L:1 4 5 4 4		tade Daad as f	o'				
DIL 15-14		teo: Read as	U anlata Intarrum	t Elea Statua bit			
DIL 13	1 = Interrupt r		npiele interrup	it Flag Status bit	L		
	0 = Interrupt n	equest has no	t occurred				
bit 12	U1TXIF: UAR	T1 Transmitter	Interrupt Flag	Status bit			
	1 = Interrupt r	equest has oc	curred				
	0 = Interrupt r	equest has no	toccurred				
bit 11	U1RXIF: UAR	RT1 Receiver In	nterrupt Flag S	tatus bit			
	1 = Interrupt n	equest has oc	curred				
bit 10	SPI1IE SPI1	Event Interrun	t Flag Status h	it			
Sit 10	1 = Interrupt r	equest has oc	curred				
	0 = Interrupt r	equest has no	t occurred				
bit 9	SPF1IF: SPI1	Fault Interrup	t Flag Status b	bit			
	1 = Interrupt r	equest has oc	curred				
hit Q	0 = Interrupt n	equest has no					
DILO	1 = Interrupt n	equest has on					
	0 = Interrupt r	equest has no	t occurred				
bit 7	T2IF: Timer2	Interrupt Flag	Status bit				
	1 = Interrupt r	equest has oc	curred				
	0 = Interrupt r	equest has no	toccurred				
bit 6	OC2IF: Outpu	It Compare Ch	annel 2 Interru	upt Flag Status t	bit		
	\perp = Interrupt n	equest has oc	currea t occurred				
bit 5	IC2IF: Input C	Capture Chann	el 2 Interrupt F	lag Status bit			
	1 = Interrupt n	equest has oc	curred				
	0 = Interrupt r	equest has no	t occurred				
bit 4	Unimplement	ted: Read as '	0'				
bit 3	T1IF: Timer1	Interrupt Flag	Status bit				
	1 = Interrupt n	equest has oc	curred				
hit 2		it Compare Ch	annel 1 Interri	int Flag Status k	ait		
	1 = Interrupt r	equest has oc	curred		JIL		
	0 = Interrupt r	equest has no	toccurred				
bit 1	IC1IF: Input C	apture Chann	el 1 Interrupt F	lag Status bit			
	1 = Interrupt r	equest has oc	curred				
L:4 C	0 = Interrupt r	equest has no	t occurred				
DIT U	1 = Interrupt r	nal interrupt 0	Fiag Status bil	I			
	1 = Interrupt n 0 = Interrupt n	equest has no	t occurred				

REGISTER 7-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

REGISTER 7-6: IFS1: INTERRUPT FLAG STATUS REGISTER 1

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0		
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	_		
bit 15							bit 8		
]		
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
		_	INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF		
bit 7							bit 0		
Legend:									
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'									
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15	U2TXIF: UAF	RT2 Transmitter	Interrupt Flag	Status bit					
	1 = Interrupt	request has occu	urred						
bit 14		request has not	occurred	latua hit					
DIL 14			urrod						
	0 = Interrupt I	request has not	occurred						
bit 13	INT2IF: Exter	mal Interrupt 2 F	lag Status bit						
	1 = Interrupt i	request has occi	urred						
	0 = Interrupt i	request has not	occurred						
bit 12	T5IF: Timer5	Interrupt Flag St	atus bit						
	1 = Interrupt	request has occu	urred						
		request has not	occurred						
bit 11	T4IF: limer4	Interrupt Flag S	atus bit						
	$\perp = Interrupt I$	request has occu	arrea						
bit 10	0 – Interrupt request has not occurred OCAIE: Output Compare Channel 4 Interrupt Elag Status bit								
Sit 10	1 = Interrupt	request has occu	urred	prindy claide .					
	0 = Interrupt i	request has not	occurred						
bit 9	OC3IF: Output Compare Channel 3 Interrupt Flag Status bit								
	1 = Interrupt request has occurred								
	0 = Interrupt I	request has not	occurred						
bit 8-5	Unimplemented: Read as '0'								
DIT 4	INITIF: External Interrupt 1 Flag Status bit								
	1 = Interrupt I 0 = Interrupt I	request has occu	occurred						
bit 3	CNIF: Input C	Change Notificati	on Interrupt F	lag Status bit					
	1 = Interrupt i	request has occu	urred						
	0 = Interrupt i	request has not	occurred						
bit 2	CMIF: Compa	arator Interrupt F	lag Status bit						
	1 = Interrupt	request has occu	urred						
	0 = Interrupt I	request has not	occurred	o					
bit 1	MI2C1IF: Ma	ster I2C1 Event	Interrupt Flag	Status bit					
	$\perp = Interrupt I$	request has occu	arrea						
bit 0	SI2C1IF: Slav	ve I2C1 Event In	terrupt Flag S	Status bit					
211.0	1 = Interrupt	request has occu	urred						
	0 = Interrupt i	request has not	occurred						

r										
U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0			
	—	PMPIF	—	—	—	OC5IF	—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
IC5IF	IC4IF	IC3IF	_	_	—	SPI2IF	SPF2IF			
bit 7										
r										
Legend:										
R = Readab	le bit	W = Writable b	bit	U = Unimplemented bit, read as '0'						
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	x = Bit is unknown			
bit 15-14	Unimplemer	nted: Read as '0	,							
bit 13	PMPIF: Para	allel Master Port	Interrupt Flag	Status bit						
	1 = Interrupt	request has occ	urred							
	0 = Interrupt	request has not	occurred							
bit 12-10	Unimplemer	nted: Read as '0	,							
bit 9	OC5IF: Outp	out Compare Cha	innel 5 Interru	upt Flag Status t	bit					
	1 = Interrupt 0 = Interrupt	1 = Interrupt request has occurred 0 = Interrupt request has not occurred								
bit 8	Unimplemented: Read as '0'									
bit 7	IC5IF: Input	Capture Channe	I 5 Interrupt F	lag Status bit						
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 6	IC4IF: Input Capture Channel 4 Interrupt Flag Status bit									
1 = Interrupt request has occurred										
	0 = Interrupt request has not occurred									
DIT 5	IC3IF: Input Capture Channel 3 Interrupt Flag Status bit									
	0 = Interrupt	request has occ request has not	urrea occurred							
bit 4-2	Unimplemented: Read as '0'									
bit 1	SPI2IF: SPI2	SPI2IF: SPI2 Event Interrupt Flag Status bit								
	1 = Interrupt	request has occ	urred							
	0 = Interrupt	request has not	occurred							
bit 0	SPI2IF: SPI2	2 Fault Interrupt I	-lag Status bi	t						
	1 = Interrupt request has occurred									
		request has not	occurrea							

REGISTER 7-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

REGISTER 7-8:	IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	RTCIF	—	_	—	—	—	_				
bit 15							bit 8				
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0				
_	—	—		—	MI2C2IF	SI2C2IF	—				
bit 7							bit 0				
Legend:											
R = Readat	ole bit	W = Writable b	oit	U = Unimplemented bit, read as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown					
bit 15	Unimpleme	nted: Read as 'o)'								
bit 14	RTCIF: Real	-Time Clock/Cal	endar Interru	ot Flag Status bi	t						
	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 										
bit 13-3	Unimpleme	Unimplemented: Read as '0'									
bit 2	MI2C2IF: Master I2C2 Event Interrupt Flag Status bit										
	1 = Interrupt	1 = Interrupt request has occurred									
	0 = Interrupt	0 = Interrupt request has not occurred									
bit 1	SI2C2IF: Sla	ave I2C2 Event I	nterrupt Flag	Status bit							
	1 = Interrupt	1 = Interrupt request has occurred									
	0 = Interrupt	request has not	occurred								
bit 0	Unimpleme	nted: Read as '0)'								

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0				
	_	_	_			_	LVDIF				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
	_	—		CRCIF	U2ERIF	U1ERIF	_				
bit 7							bit 0				
Legend:											
R = Readat	ole bit	W = Writable bit		U = Unimplemented bit, read as '0'							
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown					
bit 15-9	Unimplemer	Unimplemented: Read as '0'									
bit 8	LVDIF: Low-	LVDIF: Low-Voltage Detect Interrupt Flag Status bit									
	1 = Interrupt 0 = Interrupt	request has occ request has not	urred occurred								
bit 7-4	Unimplemer	Unimplemented: Read as '0'									
bit 3	CRCIF: CRC Generator Interrupt Flag Status bit										
	1 = Interrupt 0 = Interrupt	request has occ request has not	urred occurred								
bit 2	U2ERIF: UA	U2ERIF: UART2 Error Interrupt Flag Status bit									
	1 = Interrupt 0 = Interrupt	 1 = Interrupt request has occurred 0 = Interrupt request has not occurred 									
bit 1	U1ERIF: UART1 Error Interrupt Flag Status bit										
	1 = Interrupt 0 = Interrupt	1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
bit 0	Unimplemer	nted: Read as '0	,								

REGISTER 7-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4
REGISTER	7-10: IEC0:	INTERRUP	FENABLE C	ONTROL REC	GISTER 0		
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INT0IE ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-14	Unimplemen	ted: Read as '	0'				
bit 13	AD1IE: A/D (Conversion Cor	nolete Interrup	t Enable bit			
	1 = Interrupt	request enable	d				
1.1.10	0 = Interrupt I	request not ena	abled				
bit 12	1 = Interrupt	RI1 Transmitte	r Interrupt Ena d	ble bit			
	0 = Interrupt	request not ena	abled				
bit 11	U1RXIE: UAF	RT1 Receiver I	nterrupt Enable	e bit			
	1 = Interrupt	request enable	d				
hit 10		Transfor Com		Enchlo hit			
DIL TO	1 = Interrupt request enabled						
	0 = Interrupt	request not ena	abled				
bit 9	SPF1IE: SPI1 Fault Interrupt Enable bit						
	1 = Interrupt request enabled						
bit 8	T3IF: Timer3	Interrupt Enab	le bit				
Site	1 = Interrupt	request enable	d				
	0 = Interrupt i	request not ena	abled				
bit 7	T2IE: Timer2	Interrupt Enab	le bit				
	0 = Interrupt	request enable	abled				
bit 6	OC2IE: Outp	ut Compare Ch	annel 2 Interru	ipt Enable bit			
	1 = Interrupt	request enable	d				
bit E		request not ena		nabla bit			
DIUS	1 = Interrupt	request enable	d				
	0 = Interrupt i	request not ena	abled				
bit 4	Unimplemen	ted: Read as '	0'				
bit 3	T1IE: Timer1	Interrupt Enab	le bit				
	\perp = Interrupt I 0 = Interrupt I	request enable	a abled				
bit 2	OC1IE: Outp	ut Compare Ch	annel 1 Interru	pt Enable bit			
	1 = Interrupt	request enable	d				
	0 = Interrupt	request not ena	abled				
bit 1	IC1IE: Input (Capture Chann	el 1 Interrupt E	nable bit			
	0 = Interrupt	request not ena	abled				
bit 0	INTOIE: Exter	nal Interrupt 0	Enable bit ⁽¹⁾				
	1 = Interrupt	request enable	d				
		equest not ena					
Note 1. If	INITVIC - 1 this	ovtornal interr	unt input must	he configured t	o an available	UDn nin Scol	Soution 10 1

Note 1: If INTxIE = 1, this external interrupt input must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U2TXIE	U2RXIE	INT2IE ⁽¹⁾	T5IE	T4IE	OC4IE	OC3IE	—
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	_	INT1IE ⁽¹⁾	CNIE	CMIE	MI2C1IE	SI2C1IE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own
bit 15	U2TXIE: UAF	RT2 Transmitter	Interrupt Enal	ble bit			
	1 = Interrupt r	request enabled	1				
	0 = Interrupt r	request not ena	bled				
bit 14	U2RXIE: UAF	RI2 Receiver In	iterrupt Enable	e bit			
	1 = Interrupt r	request enabled	l blod				
hit 13		request not ena	Enable bit(1)				
bit 15	1 = Interrupt r	request enabled					
	0 = Interrupt r	request not ena	bled				
bit 12	T5IE: Timer5	Interrupt Enabl	e bit				
	1 = Interrupt r	request enabled	ł				
	0 = Interrupt r	request not ena	bled				
bit 11	T4IE: Timer4	Interrupt Enabl	e bit				
	1 = Interrupt r	request enabled	1				
	0 = Interrupt r	request not ena	bled				
bit 10	OC4IE: Outpu	ut Compare Ch	annel 4 Interru	ipt Enable bit			
	1 = Interrupt r	request enabled	1 blod				
hit 0		request not ena	Dieu	int Enable bit			
DIL 9				ipt Enable bit			
	1 = Interrupt	request not ena	bled				
bit 8-5	Unimplemen	ted: Read as ')'				
bit 4	INT1IE: Exter	rnal Interrupt 1	Enable bit ⁽¹⁾				
	1 = Interrupt r	request enabled	1				
	0 = Interrupt r	request not ena	bled				
bit 3	CNIE: Input C	Change Notifica	tion Interrupt E	Enable bit			
	1 = Interrupt r	request enabled	1				
	0 = Interrupt r	request not ena	bled				
bit 2	CMIE: Compa	arator Interrupt	Enable bit				
	1 = Interrupt r	request enabled) blad				
hit 1		equest not ena		hla hit			
DICI		ster 12C1 Even	i interrupt Ena	DIE DIL			
	1 = Interrupt r	request enabled	ı bled				
bit 0	SI2C1IE: Slav	ve I2C1 Event I	nterrupt Fnabl	e bit			
2.00	1 = Interrupt r	request enabled					
	0 = Interrupt r	request not ena	bled				
				he configured	to on available		action 40.4

REGISTER 7-11: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1

Note 1: If INTxIE = 1, this external interrupt input must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 7-12: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	U-0		
	—	PMPIE	_	—	_	OC5IE	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0		
IC5IE	IC4IE	IC3IE	—	—	—	SPI2IE	SPF2IE		
bit 7							bit 0		
Legend:									
R = Readab	le bit	W = Writable b	bit	U = Unimplen	nented bit, rea	ad as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15-14	Unimplemer	nted: Read as '0	,						
bit 13	PMPIE: Para	Illel Master Port	Interrupt Enal	ble bit					
	1 = Interrupt	1 = Interrupt request enabled							
1.1.10.10	0 = Interrupt request not enabled								
Dit 12-10	Unimplemented: Read as '0'								
DIT 9	OCSIE: Outp	OC5IE: Output Compare Channel 5 Interrupt Enable bit							
	$\perp = \text{Interrupt}$ 0 = Interrupt	request enabled	oled						
bit 8	Unimplemer	nted: Read as '0	,						
bit 7	IC5IE: Input (Capture Channe	l 5 Interrupt E	Enable bit					
	1 = Interrupt	request enabled							
	0 = Interrupt	request not enal	bled						
bit 6	IC4IE: Input	Capture Channe	l 4 Interrupt E	Enable bit					
	1 = Interrupt	request enabled							
6.4 F		request not enal							
DIT 5		Capture Channe	a 3 Interrupt E	nadie dit					
	1 = Interrupt 0 = Interrupt	request enabled	oled						
bit 4-2	Unimplemer	nted: Read as '0	,						
bit 1	SPI2IE: SPI2	2 Event Interrupt	Enable bit						
	1 = Interrupt	1 = Interrupt request enabled							
	0 = Interrupt	request not enal	bled						
bit 0	SPF2IE: SPI	2 Fault Interrupt	Enable bit						
	1 = Interrupt request enabled								
	0 = Interrupt	request not enal	bled						

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0		
	RTCIE	—	—	—	_	—	_		
bit 15				-			bit 8		
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	U-0		
	—	—	—	—	MI2C2IE	SI2C2IE	—		
bit 7							bit 0		
Legend:									
R = Readable bit		W = Writable	W = Writable bit		U = Unimplemented bit, read as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	Unimplemer	nted: Read as '	0'						
bit 14	RTCIE: Real	-Time Clock/Ca	lendar Interrup	ot Enable bit					
	1 = Interrupt	request enable	d						
	0 = Interrupt	request not ena	abled						
bit 13-3	Unimplemer	nted: Read as '	0'						
bit 2	MI2C2IE: Ma	aster I2C2 Even	t Interrupt Ena	ible bit					
	1 = Interrupt	request enable	d						
	0 = Interrupt	request not ena	abled						
bit 1	SI2C2IE: Sla	ave I2C2 Event	Interrupt Enabl	le bit					
	1 = Interrupt	request enable	d						
	0 = Interrupt	request not ena	abled						
bit 0	Unimplemer	nted: Read as '	0'						

REGISTER 7-13: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

REGISTER 7-14: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0		
—		_	—	_	—	_	LVDIE		
bit 15	÷						bit 8		
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0		
_	—	—	_	CRCIE	U2ERIE	U1ERIE	—		
bit 7							bit 0		
Legend:									
R = Readal	Readable bit W = Writable bit			U = Unimplem	nented bit, read	d as '0'			
-n = Value a	= Value at POR '1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown				
bit 15-9	Unimpleme	Unimplemented: Read as '0'							
bit 8	LVDIE: Low	LVDIE: Low-Voltage Detect Interrupt Enable Status bit							
	1 = Interrupt	t request enabled							
	0 = Interrup	t request not enal	bled						
bit 7-4	Unimpleme	nted: Read as '0	,						
bit 3	CRCIE: CR	C Generator Inter	rrupt Enable b	pit					
	1 = Interrupt	t request enabled	l						
	0 = Interrup	t request not enal	bled						
bit 2	U2ERIE: UA	ART2 Error Interru	upt Enable bit	t					
	1 = Interrupt	t request enabled							
	0 = Interrup	t request not enal	bled						
bit 1	U1ERIE: UA	ART1 Error Interru	upt Enable bit	t					
	$\perp = interrupt$	t request enabled	l hled						
hit 0	Unimpleme		,						
טונ ט	Unimpieme	entea: Read as 10							

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	T1IP2	T1IP1	T1IP0	—	OC1IP2	OC1IP1	OC1IP0
Dit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INTOIPO
bit 7							bit 0
Logondi							
R = Readable	a bit	\// = \//ritable k	hit	II = I Inimplem	ented hit read	as '0'	
n = Value at		'1' = Rit is set	Л	$0^{\circ} = \text{Bit is clear}$	ared	x = Bit is unkn	0.000
n - value al							
bit 15	Unimplement	ted: Read as '0	3				
bit 14-12	T1IP2:T1IP0:	Timer1 Interrun	ot Priority bits				
	111 = Interrup	ot is priority 7 (h	ighest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is priority 1					
	000 = Interrupt source is disabled						
bit 11	Unimplement	ted: Read as '0	,				
bit 10-8	OC1IP2:OC1	IP0: Output Cor	mpare Channe	el 1 Interrupt Pri	iority bits		
	111 = Interrup	ot is priority 7 (h	ighest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is priority 1					
1.1.7	000 = Interrup	ot source is disa	abled				
bit 7	Unimplement	ted: Read as '0	Ohanna 141	1	L:1-		
DIT 6-4		u: Input Capture	e Channel 1 In		DITS		
	•	r is priority r (r	ignest priority	merrupt)			
	•						
	•	at in uniquity of					
	001 = Interrup	ot is priority 1 of source is disa	abled				
bit 3	Unimplement	ted: Read as '0	,				
bit 2-0	INT0IP2:INT0	IPO: External Ir	nterrupt 0 Prior	ritv bits			
	111 = Interrup	ot is priority 7 (h	ighest priority	interrupt)			
	•		,	. /			
	•						
	- 001 = Interrur	ot is priority 1					
	000 = Interrup	ot source is disa	abled				

REGISTER 7-16: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_	T2IP2	T2IP1	T2IP0	_	OC2IP2	OC2IP1	OC2IP0	
bit 15							bit 8	
							,	
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0	
	IC2IP2	IC2IP1	IC2IP0	—	_	_	—	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
1.11.45			- ¹					
DIT 15	Unimplemen	ted: Read as 1	ut Deieniter bite					
DIT 14-12	121P2:121P0:	: Timer2 Interru	pt Priority bits	interrunt)				
	•	 III = interrupt is priority / (nignest priority interrupt) • 						
	•							
	•							
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled					
bit 11	Unimplemen	ted: Read as '	0'					
bit 10-8	OC2IP2:OC2	IP0: Output Co	mpare Channe	el 2 Interrupt Pr	iority bits			
	111 = Interru	pt is priority 7 (l	highest priority	interrupt)	-			
	•							
	•							
	• 001 = Interru	pt is priority 1						
	000 = Interru	pt source is dis	abled					
bit 7	Unimplemen	ted: Read as '	o'					
bit 6-4	IC2IP2:IC2IP	0: Input Captur	e Channel 2 Ir	terrupt Priority	bits			
	111 = Interru	pt is priority 7 (l	highest priority	interrupt)				
	•							
	•							
	001 = Interru	pt is priority 1						
	000 = Interru	pt source is dis	abled					
bit 3-0	Unimplemen	ted: Read as '	כ'					

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
_	U1RXIP2	U1RXIP1	U1RXIP0	_	SPI1IP2	SPI1IP1	SPI1IP0	
bit 15							bit 8	
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
—	SPF1IP2	SPF1IP1	SPF1IP0	—	T3IP2	T3IP1	T3IP0	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15	Unimplemen	ted: Read as '	ס'					
bit 14-12	U1RXIP2:U1	RXIP0: UART1	Receiver Inter	rrupt Priority bit	S			
	111 = Interrup	pt is priority 7 (highest priority	interrupt)				
	•							
	•							
	001 = Interrupt is priority 1							
	000 = Interrupt source is disabled							
bit 11	Unimplemen	ted: Read as '	D'					
bit 10-8	SPI1IP2:SPI1	IP0: SPI1 Eve	nt Interrupt Pri	ority bits				
	111 = Interrup	pt is priority 7 (highest priority	interrupt)				
	•							
	•							
	001 = Interrup	pt is priority 1						
	000 = Interrup	pt source is dis	abled					
bit 7	Unimplemen	ted: Read as ')'					
bit 6-4	SPF1IP2:SPF	F1IP0: SPI1 Fa	ult Interrupt Pr	iority bits				
	111 = Interrup	pt is priority 7 (highest priority	interrupt)				
	•							
	•							
	001 = Interrup	pt is priority 1						
L 1 0	000 = Interrup	pt source is dis	abled					
DIT 3		ted: Read as						
DIT 2-0	T3IP2:T3IP0: Timer3 Interrupt Priority bits							
	<pre>111 = Interrupt is priority 7 (highest priority interrupt) .</pre>							
	•							
	•							
	001 = Interrup	ot is priority 1	ablad					
	000 = interrup	pi source is dis	abled					

REGISTER 7-17: IPC2: INTERRUPT PRIORITY CONTROL REGISTER 2

REGISTER 7-18: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	AD1IP2	AD1IP1	AD1IP0	—	U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 bit 6-4	Unimplemented: Read as '0' AD1IP2:AD1IP0: A/D Conversion Complete Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	U1TXIP2:U1TXIP0: UART1 Transmitter Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled

© 2010 Microchip Technology Inc.

			-				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	CNIP2	CNIP1	CNIP0	—	CMIP2	CMIP1	CMIP0
bit 15		•	•		•	•	bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	MI2C1P2	MI2C1P1	MI2C1P0	—	SI2C1P2	SI2C1P1	SI2C1P0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	CNIP2:CNIP0	: Input Change	e Notification I	nterrupt Priorit	y bits		
	111 = Interrup	ot is priority 7 (highest priority	r interrupt)			
	•						
	•						
	001 = Interrup	ot is priority 1	ablad				
bit 11		tod. Bood on '					
	CMID2.CMID	Comparator	U	ity hito			
DIL TU-O		ot is priority 7 (highest priority	interrunt)			
	•		ingricot priority	interrupty			
	•						
	•	at is priority 1					
	001 = Interrup	ot is priority i of source is dis	abled				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-4	MI2C1P2:MI2	C1P0: Master	I2C1 Event Int	terrupt Prioritv	bits		
	111 = Interrup	ot is priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interrur	ot is priority 1					
	000 = Interrup	ot source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	SI2C1P2:SI20	C1P0: Slave I2	C1 Event Inter	rupt Priority bi	its		
	111 = Interrup	ot is priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interrup	ot is priority 1					
	000 = Interrup	ot source is dis	abled				

REGISTER 7-19: IPC4: INTERRUPT PRIORITY CONTROL REGISTER 4

REGISTER 7-20: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—		_	—	INT1IP2	INT1IP1	INT1IP0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'							
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown				nown			

bit 15-3 **Unimplemented:** Read as '0'

- INT1IP2:INT1IP0: External Interrupt 1 Priority bits
 - 111 = Interrupt is priority 7 (highest priority interrupt)
 - •

bit 2-0

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	OC3IP2	OC3IP1	OC3IP0	—	—		
bit 7							bit 0
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '	0'				
bit 14-12	T4IP2:T4IP0	: Timer4 Interru	pt Priority bits				
	111 = Interru	upt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1					
	000 = Interru	ipt source is dis	abled				
bit 11	Unimplemer	nted: Read as '	0'				
bit 10-8	OC4IP2:OC4	4IP0: Output Co	mpare Chann	el 4 Interrupt P	riority bits		
	111 = Interru	ipt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	upt is priority 1	م ام ام				
L:1 7		ipt source is als	abled				
	Unimplemen	nted: Read as					
DIT 6-4		unt is priority 7 (mpare Chann	el 3 Interrupt Pl	riority dits		
	•	ipt is priority 7 (nignest priority	(interrupt)			
	•						
	•						
		upt is priority 1	ablad				
hit 3 0		apt source is dis	avieu				
DIL 3-0	ommpiemer	neu. Reau as	U				

REGISTER 7-21: IPC6: INTERRUPT PRIORITY CONTROL REGISTER 6

				11.0			DAM 0
0-0				0-0			
	UZTAIP2	UZIAIPI	UZIXIPU		U2RAIP2	U2RAIP I	UZRAIPU hit 9
DIL 15							DILO
11.0				11.0			
0-0				0-0	T5IP2		
bit 7			1111211-0		10112	1311 1	hit 0
bit i							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit. read	d as '0'	
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	U2TXIP2:U21	TXIPO: UART2	Transmitter In	terrupt Priority I	bits		
	111 = Interru	pt is priority 7 (highest priority	v interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	U2RXIP2:U2I	RXIPO: UART2	Receiver Inte	rrupt Priority bit	S		
	111 = Interru	pt is priority 7 (highest priority	(interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1	ablod				
bit 7		tod: Pead as '					
bit 6-4		IPO: External I	∪ nterrunt 2 Prio	rity hits			
	111 = Interru	pt is priority 7 (highest priority	(interrupt)			
	•						
	•						
	• 001 = Interru	ot is priority 1					
	000 = Interru	pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	T5IP2:T5IP0:	Timer5 Interru	pt Priority bits				
	111 = Interru	pt is priority 7 (highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				

REGISTER 7-22: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
	—	—	—	_	—	—	—		
bit 15		•	•		•	·	bit 8		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'			
-n = Value at	= Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown				
bit 15-7	Unimplement	ted: Read as '	כי						
bit 6-4	SPI2IP2:SPI2	IP0: SPI2 Eve	nt Interrupt Prid	ority bits					
	111 = Interrup	ot is priority 7 (I	nighest priority	interrupt)					
	•								
	•								
	001 = Interrup	ot is priority 1							
	000 = Interrup	ot source is dis	abled						
bit 3	Unimplement	ted: Read as '	כ'						
bit 2-0	SPF2IP2:SPF	2IP0: SPI2 Fa	ult Interrupt Pri	iority bits					
	111 = Interrup	ot is priority 7 (I	nighest priority	interrupt)					
	•								
	•								
	001 = Interrup	ot is priority 1							
	000 = Interrup	ot source is dis	abled						

REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

REGISTER 7-24: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0
bit 15					•		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
	IC3IP2	IC3IP1	IC3IP0		—		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	Unimplemer	nted: Read as '	Ο'				
bit 14-12	IC5IP2:IC5IP	'0: Input Captur	e Channel 5 Ir	nterrupt Priority	bits		
	111 = Interru	pt is priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	ipt source is dis	abled				
bit 11	Unimplemer	nted: Read as '	כ'				
bit 10-8	IC4IP2:IC4IP	0: Input Captur	e Channel 4 Ir	nterrupt Priority	bits		
	111 = Interru	ipt is priority 7 (I	highest priority	interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	ipt source is dis	abled				
bit 7	Unimplemer	ited: Read as '	0'				
bit 6-4	IC3IP2:IC3IP	0: Input Captur	e Channel 3 Ir	nterrupt Priority	bits		
	111 = Interru	ipt is priority 7 (I	highest priority	(interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	ipt source is dis	abled				
bit 3-0	Unimplemer	nted: Read as '	0,				

REGISTER 7-25: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	OC5IP2	OC5IP1	OC5IP0	—	—	—	—
bit 7			•				bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-7	Unimplemen	ted: Read as '	כ'				
bit 6-4	OC5IP2:0C5	IP0: Output Co	mpare Channe	el 5 Interrupt Pr	iority bits		
	111 = Interru	pt is priority 7 (I	nighest priority	interrupt)			
	•						
	•						
	•						
	0.01 = Interrul	nt is nriarity 1					

- 001 = Interrupt is priority 1 000 = Interrupt source is disabled
- bit 3-0 Unimplemented: Read as '0'

REGISTER 7-26: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	<u> </u>	_	—	—	—	—
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	PMPIP2	PMPIP1	PMPIP0	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bit		U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkn	iown
bit 15-7	Unimplemen	ted: Read as 'o)'				
bit 6-4	PMPIP2:PMP	PIP0: Parallel M	aster Port Inte	rrupt Priority bi	ts		
	111 = Interru	pt is priority 7 (h	nighest priority	interrupt)			
	•						
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is disa	abled				
bit 3-0	Unimplemen	ted: Read as '0)'				

REGISTER 7-27: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
_	—	—	—	—	MI2C2P2	MI2C2P1	MI2C2P0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	SI2C2P2	SI2C2P1	SI2C2P0	—	—	—	—
bit 7							bit 0

Legend:								
R = Readable	e bit	W = Writable bit	U = Unimplemented bit	, read as '0'				
-n = Value at	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown				
bit 15-11	Unimpler	mented: Read as '0'						
bit 10-8	MI2C2P2:MI2C2P0: Master I2C2 Event Interrupt Priority bits							
	111 = Inte	errupt is priority 7 (highest p	riority interrupt)					
	•							
	•							
	• 001 = Inte	errupt is priority 1						
	000 = Inte	errupt source is disabled						
bit 7	Unimpler	nented: Read as '0'						
bit 6-4	SI2C2P2:	SI2C2P0: Slave I2C2 Even	t Interrupt Priority bits					
	111 = Inte	errupt is priority 7 (highest p	riority interrupt)					
	•		2 1 7					
	•							
	•	annuatio anionity 1						
	001 = Inte	errupt is priority. I						
hit 3_0		mented. Read as '0'						

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
	—	—	—	—	RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
bit 15-11	Unimplemen	ted: Read as '	o'				
bit 10-8	RTCIP2:RTC	IP0: Real-Time	Clock/Calend	ar Interrupt Pric	ority bits		
	111 = Interrup	ot is priority 7 (I	highest priority	interrupt)			
	•						
	•						
	•						
		ot is priority 1	ablad				
1.1.7.0	000 – Interrup						
DIT 7-0	Unimplemen	ted: Read as "	J.				

REGISTER 7-28: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0
bit 15					·		bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	U1ERIP2	U1ERIP1	U1ERIP0	_	—	—	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 15	Unimplemen	ted: Read as '	0'				
bit 14-12	CRCIP2:CRC	CRC Gen	erator Error In	terrupt Priority	bits		
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 11	Unimplemen	ted: Read as '	0'				
bit 10-8	U2ERIP2:U2	ERIP0: UART2	Error Interrup	t Priority bits			
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 7	Unimplemen	ted: Read as '	0'				
bit 6-4	U1ERIP2:U1	ERIPO: UART1	Error Interrup	t Priority bits			
	111 = Interru	pt is priority 7 (highest priority	/ interrupt)			
	•						
	•						
	001 = Interru	pt is priority 1					
	000 = Interru	pt source is dis	abled				
bit 3-0	Unimplemented: Read as '0'						

REGISTER 7-29: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

REGISTER 7-30: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—	—	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
—	—	—	—	—	LVDIP2	LVDIP1	LVDIP0	
bit 7		•		•		•	bit 0	
Legend:								
R = Readable	e bit	W = Writable	V = Writable bit U = Unimplemented bi			t, read as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown		
bit 15-3	bit 15-3 Unimplemented: Read as '0'							
bit 2-0	bit 2-0 LVDIP2:LVDIP0: Low-Voltage Detect Interrupt Priority bits							
	111 = Interrupt is priority 7 (highest priority interrupt)							
	•							
	•							

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

7.4 Interrupt Setup Procedures

7.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select t he u ser-assigned priority I evel f or t he interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the sp ecific application and type of interrupt source. If multiple priority levels are not desired, the IPC x register c ontrol bits for al I enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, s uch tha t all us er in terrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx register.
- 4. Enable th e i nterrupt s ource b y setting th e interrupt enable control bit associated with the source in the appropriate IECx register.

7.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the lan guage development too lsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in a ssembly language, it must be terminated u sing a RETFIE ins truction to unstack the saved PC value, SRL value and old CPU priority level.

7.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except t hat t he a ppropriate tr ap s tatus f lag in the INTCON1 register must be c leared to av oid re-entry into the TSR.

7.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value on to the s oftware stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 b y inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 in terrupt sources are not disabled by the DISI instruction.

NOTES:

8.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 6. Oscillator" (DS39700).

The os cillator sy stem for PIC24FJ64GA004 fam ily devices has the following features:

- A total of four external and internal oscillator options as clock sources, providing 11 different clock modes
- On-chip 4x PLL to boost internal operating frequency on select internal and external oscillator sources

- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown

A simplified diagram of the oscillator system is shown in Figure 8-1.



FIGURE 8-1: PIC24FJ64GA004 FAMILY CLOCK DIAGRAM

8.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- · Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The prim ary osc illator and FRC so urces have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, FCY. In this document, the instruction cycle clock is also denoted by FOSC/2. The internal instruction cycle clock, FOSC/2, can be provided on the O SCO I/O p in for some operating modes of the primary oscillator.

8.2 Initial Configuration on POR

The os cillator sou rce (and op erating mod e) that is used at a de vice Power-on Reset event is se lected using Configuration bit settings. The oscillator Configuration bit set tings are located in the Configuration he pr ogram memo ry (r efert o registers in t Section 24.1 "C onfiguration Bits" fo r f urther details). The P rimary Oscil lator C onfiguration bi ts, POSCMD1:POSCMD0 (Configuration Word 2<1:0>), and t he In itial Osci llator Se lect Configuration bi ts, FNOSC2:FNOSC0 (C onfiguration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FR C prim ary os cillator w ith p ostscaler (FRCDIV) is the d efault (u nprogrammed) se lection. The sec ondary osc illator, or one of the int ernal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 8-1.

8.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM C onfiguration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the F ail-Safe C lock M onitor (FSC M). Clock sw itching is en abled only when FCKSM1 is programmed ('0'). The FSCM is en abled on ly when FCKSM1:FCKSM0 are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD1: POSCMD0	FNOSC2: FNOSC0	Note
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
(Reserved)	Internal	xx	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	00	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	00	010	
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

TABLE 8-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

8.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 8-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The Clock Divider register (Register 8-2) controls the features a ssociated with Doze mode, as well as the postscaler for the FRC oscillator.

The FRC Oscillator Tune register (Register 8-3) allows the user to fine tune the FRC oscillator over a range of approximately $\pm 12\%$. Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾	R/W-x ⁽¹⁾
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 ⁽³⁾	U-0R	/CO-0U	-0	R/W-0	R/W-0
CLKLOCK	IOLOCK ⁽²⁾	LOCK	—	CF	—	SOSCEN	OSWEN
bit 7 bit 0							

Legend:	CO = Clear Only bit	SO = Set Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

- bit 14-12 COSC2:COSC0: Current Oscillator Selection bits
 - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)

bit 11 Unimplemented: Read as '0'

bit 10-8 NOSC2:NOSC0: New Oscillator Selection bits⁽¹⁾

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
 - 110 = Reserved
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (SOSC)
 - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
 - 010 = Primary Oscillator (XT, HS, EC)
 - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
 - 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
 - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
 - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

REGISTER 8-1: OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit
	If FSCM is enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit ⁽²⁾
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit ⁽³⁾
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	0 = No clock failure has been detected
bit 2	Unimplemented: Read as '0'
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enable secondary oscillator
	0 = Disable secondary oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiate an oscillator switch to clock source specified by NOSC2:NOSC0 bits
	0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSC Configuration bits.

- 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
- 3: Also resets to '0' during any valid clock switch or whenever a non-PLL Clock mode is selected.

	•=						
R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
ROI	DOZE2	DOZE1	DOZE0	DOZEN ⁽¹⁾	RCDIV2	RCDIV1	RCDIV0
bit 15							bit 8
U-0	U-1	U-0	U-0	U-0	U-0	U-0	U-0
			—	—	_	—	
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplem	ented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15	ROI: Recover on Interrupt bit 1 = Interrupts clear the DOZEN bit and reset the CPU peripheral clock ratio to 1:1 0 = Interrupts have no effect on the DOZEN bit						
DIL 14-12	DOZE2:DOZE0: CPU Peripheral Clock Ratio Select bits 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2						
bit 11	DOZEN: DOZ	E Enable bit ⁽¹⁾					
	1 = DOZE2:0	OZE0 bits spe	cify the CPU p	eripheral clock	ratio		
bit 10-8	RCDIV2:RCDIV0: FRC Postscaler Select bits 111 = 31.25 kHz (divide by 256) 110 = 125 kHz (divide by 64) 101 = 250 kHz (divide by 32) 100 = 500 kHz (divide by 16) 011 = 1 MHz (divide by 8) 010 = 2 MHz (divide by 4) 001 = 4 MHz (divide by 2) 000 = 8 MHz (divide by 1)						
bit 7	Unimplemen	ted: Read as 'd)'				
bit 6	Unimplemen	ted: Read as '1	,				
bit 5-0	Unimplemented: Read as '0'						

REGISTER 8-2: CLKDIV: CLOCK DIVIDER REGISTER



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—		_	_	—	—	_
bit 15			•		•		bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		TUN5 ⁽¹⁾	TUN4 ⁽¹⁾	TUN3 ⁽¹⁾	TUN2 ⁽¹⁾	TUN1 ⁽¹⁾	TUN0 ⁽¹⁾
bit 7			1		•	1	bit 0
L							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-6	Unimplemen	ted: Read as '	0'				
bit 5-0	TUN5:TUN0:	FRC Oscillator	⁻ Tuning bits				
	011111 = Ma 011110 =	iximum frequer	ncy deviation				
	•						
	•						
	•						
UUUUUL =							
	111111 =						
	•						
	•						
	•						
	100001 =						
	100000 = Mi i	nimum freguen	cy deviation				

REGISTER 8-3: OSCTUN: FRC Oscillator Tune Register

Note 1: Increments or decrements of TUN5:TUN0 may not change the FRC frequency in equal steps over the FRC tuning range, and may not be monotonic.

8.4 Clock Switching Operation

With few limitations, a pplications are freet os witch between any of the four clock sources (POSC, SOSC, FRC and LPR C) under software control and at an y time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note: The pri mary os cillator mode has th ree different su bmodes (XT, H S and E C) which are d etermined by the POSCMDx Configuration bit s. Wh ile an a pplication can switch to and from primary os cillator mode in sof tware, it c annot s witch between the d ifferent primary su bmodes without reprogramming the device.

8.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in Flash Configuration Word 2 must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further det ails.) If the FC KSM1 C onfiguration b it is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The N OSCx co ntrol bit s (O SCCON<10:8>) do n ot control the clock selection when clock switching is disabled. Ho wever, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

8.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If de sired, read th e C OSCx bits (OSCCON<14:12>), to d etermine t he c urrent oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the O SWEN bit to in itiate the os cillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The c lock s witching hardware compares th e COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant ope ration. In thi s ca se, the OSWEN bit is cleared automatically and th e clock switch is aborted.
- If a valid clock switch has be en i nitiated, th e LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- 3. The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful c lock t ransition. In a ddition, t he NOSCx bit values are transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are en abled) or SO SC (if SOS CEN r emains set).
 - Note 1: The processor will continue to execute code th roughout the clocks witching sequence. Timing sensitive code should not be executed during this time.
 - 2: Direct clock sw itches b etween an y primary os cillator m ode w ith PL L an d FRCPLL m ode a re not p ermitted. T his applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source betw een t he tw o PLL modes.

A recommended co de sequence fo r a cl ock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high by te by w riting 78h an d 9 Ah to OSCCON<15:8> in tw o bac k-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- Execute the unlock sequence for the OSCCON low byte by w riting 46h an d 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to e xecute c ode th at i s not clock sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was suc cessful. If O SWEN is still s et, the n check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 8-1.

EXAMPLE 8-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
(OSCCONH (nigh byte) Unlock Sequence
MOV #OSCC ONH, w1
MOV #0x78 , w2
MOV #0x9A , w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCC ONL, w1
MOV #0x46 , w2
MOV #0x57 , w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON, #0

8.4.3 SECONDARY OSCILLATOR LOW-POWER OPERATION

Note:	This feature is im plemented on ly on
	PIC24FJ64GA004 f amily devices with a
	major si licon rev ision level of B or la ter
	(DEVREV re gister value is 30 42h or
	greater).

The Secondary Oscillator (SOSC) can operate in two distinct levels of power consumption based on device configuration. In Lo w-Power m ode, the os cillator operates in a low-gain, low-power state. By default, the oscillator uses a hi gher gain setting, and the refore, requires more power. The Secondary Oscillator Mode Selection bits, SOSCSEL<1:0> (CW2< 12:11>), determine the oscillator's power mode.

When Low-Power mode is used, care must be taken in the design and layout of the SOSC circuit to ensure that the os cillator will start up and os cillate properly. The lower gain of th is mo de ma kes the SOSC more sensitive to noise and requires a longer start-up time.

8.4.4 OSCILLATOR LAYOUT

On low pin co unt de vices, such as th ose i n th e PIC24FJ64GA004 family, due to pinout limitations, the SOSC is more susceptible to noise than other PIC24F devices. Unless proper care is taken in the design and layout o f th e SO SC ci rcuit, i t is po ssible f or inaccuracies to be in troduced into the o scillator's period.

In general, the crystal circuit connections should be as short as possible. It is also good practice to surround the crystal circuit with a ground loop or ground plane. For more detailed information on crystal circuit design, please refer to the "*PIC24F Family Reference Manual*", **Section 6. "O scillator"** (DS39700) an d M icrochip Application N otes: *AN826, "Crystal O scillator Basics and C rystal Sele ction for rfPIC*[®] *a nd PICmicro*[®] *Devices"* (DS00826) an d *AN849, "Bas ic PIC micro*[®] *Oscillator Design"* (DS00849).

9.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Fa mily R eference Manual"*, "Section 10. Pow er-Saving Fea tures" (DS39698). A dditional power-saving t ips can also be found in Appendix B: "Additional G uidance for PIC24FJ64GA004 Family Applications" of this document.

The PIC24FJ64GA004 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of c ircuits being c locked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock frequency
- · Instruction-based Sleep and Idle modes
- Software controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still ma intaining critical application features, such as timing-sensitive communications.

9.1 Clock Frequency and Clock Switching

PIC24F d evices allow for a w ide range of clo ck frequencies to be s elected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more det ail in **Section 8.0** "Oscillator Configuration".

9.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that a re en tered thro ugh the e xecution of a s pecial PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue ope ration. The as sembly sy ntax of the PWRSAV instruction is shown in Example 9-1.

Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT tim e-out or a dev ice R eset. When the de vice ex its t hese modes, it is said to "wake-up".

Note: SLEEP_MODE and IDLE_MODE are constants defined in the assembler include file for the selected device.

9.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 9-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	SLEEP	mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	IDLE 1	mode

9.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 9.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- · Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

9.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any in terrupt that c oincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or IdI e m ode has c ompleted. The de vice will the n wake-up from Sleep or IdIe mode.

9.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for red ucing pow er consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for a n a pplication to maintain uninterrupted sy nchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while us ing a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between th e tw o c lock do mains i s maintained, al lowing t he p eripherals to ac cess t he SFRs while the CPU executes code at a slower rate.

Doze mo de is enabled by se tting the D OZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE2:DOZE0 bits (CLKDIV<14:12>). T here are ei ght po ssible configurations, from 1:1 to 1:256, with 1:1 b eing th e default.

It is also possible to use Doze mo de to sel ectively reduce po wer consumption i n event driven a pplications. Th is all ows clock sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed C PU operation on in terrupts is enabled by setting the R OI bit (C LKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

9.4 Selective Peripheral Module Control

Idle and D oze m odes all ow u sers t o s ubstantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still rem ain clocked and thus consume power. There may be cases where the application needs what these modes do not provide: th e allocation of power re sources to C PU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to a n a bsolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit di sables i ts f unctionality, but lea ves it s re gisters available to be read and written to. Power consumption is reduced, but not by as much as the PMD bit does. Most peri pheral modules h ave an en able bi t; exceptions include capture, compare and RTCC.

To achieve more selective power savings, peripheral modules can als o be selectively dis abled when the device en ters IdI e m ode. T his i s d one thr ough th e control bit of the generic name format, "XXXIDL". By default, all modules that can operate during IdIe mode will do so. Using the disable on IdIe feature allows further reduction of power consumption during IdIe mode, enhancing power savings for extremely critical power applications.

10.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, **"Section 12. I/O Ports with Peripheral Pin Select (PPS)"** (DS39711).

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.

10.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's o utput b uffer data and c ontrol signals a re provided t o a pa ir of mu ltiplexers. The multiplexers select whether the peripheral or the as sociated p ort has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a p ort's digital o utput c an drive the input of a peripheral that shares the same pin. Figure 10-1 shows how ports a re shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is e nabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All p ort pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read th e la tch. W rites to the I atch, w rite th e la tch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its a ssociated data and control registers that are not valid for a p articular de vice will b e disabled. Th at m eans t he c orresponding LATx an d TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is, nevertheless, regarded as a d edicated port bec ause the re i s n o other competing source of outputs.



FIGURE 10-1: BLOCK DIAGRAM OF A TYPICAL SHARED PORT STRUCTURE

10.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TR IS registers for data control, each port pin can also be individually configured for eit her digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain fe ature a llows the ge neration of outputs hig her t han VDD (e.g., 5 V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

10.2 Configuring Analog Port Pins

The use of the AD1PCFG and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TR IS b it set (in put). If the TR IS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input bu ffer to consume current t hat exceeds t he device specifications.

10.2.1 I/O PORT WRITE/READ TIMING

One ins truction c ycle is required be tween a p ort direction c hange or port write o peration and a rea d operation of the same port. Typically, this instruction would be a NOP.

10.2.2 ANALOG INPUT PINS AND VOLTAGE CONSIDERATIONS

The voltage tolerance of pins us ed as device inputs is dependent on the pins input function. Pins that are used as digital only inputs are able to handle DC voltages up to 5.5V, a level typical for digital logiccircuits. In contrast, pins that also have analog input functions of any kind can only tolerate voltages up to VDD. Voltage excursions beyond VDD on thes e pins are al ways to be av oided. Table 10-1 summarizes the input ca pabilities. Refer to **Section 27.1 "DC Characteristics"** for more details.

TABLE 10-1: INPUT VOLTAGE LEVELS

Port or Pin	Tolerated Input	Description		
PORTA<4:0>	Vdd	Only VDD input levels tolerated.		
PORTB<15:12>				
PORTB<4:0>				
PORTC<2:0>(1)				
PORTA<10:7> ⁽¹⁾	5.5V	Tolerates input levels		
PORTB<11:5>		above VDD, useful for		
PORTC<9:3>(1)		most standard logic.		

Note 1: Unavailable on 28-pin devices.

10.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ64GA004 family of devices to generate interrupt requests to the processor in response to a change of state on selected input pins. This feature is capable of de tecting input change of s tates ev en in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 22 external signals that may be selected (enabled) for generating an interrupt request on a change of state.

There are four control registers associated with the CN module. The CNEN1 and CNEN2 registers contain the interrupt enable control bits for ea ch of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin also has a weak pull-up connected to it. The pull-ups act as a current source that is connected to the pin, and eliminate the need for external resistors when push button or k eypad devices a re connected. The pull-ups are enabled separately using the CNPU1 and CNPU2 registers, which contain the control bits for each of the CN pins. Setting a ny of the control bits enables the weak pull-ups for the corresponding pins.

When the internal pull-up is selected, the pin pulls up to VDD - 0.7V (typical). Make sure that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.

Note: Pull-ups on ch ange n otification p ins should always be disabled whenever the port pin is configured as a digital output.

EXAMPLE 10-1: I	PORT WRITE/READ EXAMPLE
-----------------	-------------------------

MOV MOV	0xFF00, W0 W0, TRISBB	; Configure PORTB<15:8> as inputs ; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

10.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on *VO* pins. The challenge is even greater on low pin count devices similar to the PIC24FJ64GA fam ily. In an app lication that needs to use more than one peripheral multiplexed on single pi n, inconvenient w orkarounds in a pplication code or a complete redesign may be the only option.

The peripheral pin select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a p articular de vice, us ers c an better t ailor th e microcontroller to their entire application, rath er than trimming the application to fit the device.

The peripheral pin select feature operates over a fixed subset of dig ital I/O pin s. U sers m ay independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral pin select is performed in software and generally does not require th e de vice to be repr ogrammed. H ardware safeguards are i ncluded th at pre vent ac cidental or spurious changes to the peripheral mapping once it has been established.

10.4.1 AVAILABLE PINS

The peripheral pin select feature is used with a range of up to 26 pins; the number of available pins is dependent on the particular device and its pincount. Pins that support the peripheral p in select feature include the designation "RPn" in their full pin designation, where "RP" designates a remappable peripheral and "n" is the remappable pin n umber. S ee Table 1-2 f or pinout options in Each Package Offering.

10.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the peripheral pin select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and ou tput compare) and ex ternal in terrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

The p eripheral p in se lect m odule is not ap plied to I^2C^{TM} , change notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a d efault I/O p in. T he peripheral m ust always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

10.4.2.1 Peripheral Pin Select Function Priority

When a pin selectable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is map ped. Pin select peripherals never take priority over any analog functions associated with the pin.

10.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral pin select features are c ontrolled th rough two sets of Special Function R egisters: o ne to map peripheral in puts, and on e to m ap outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) c an b e placed o n any selectable f unction pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

10.4.3.1 Input Mapping

The i nputs of the pe ripheral pins elect opt ions a re mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 10-1 through R egister 10-14). Each register c ontains two sets of 5-bit fields, with each set associated with one of the pin selectable peripherals. Programming a gi ven peripheral's bit field w ith an ap propriate 5 -bit v alue maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of peripheral pin selections supported by the device.

TABLE 10-2: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)'''
--	------

Input Name	Function Name	Register	Configuration Bits
External Interrupt 1	INT1	RPINR0	INTR1<4:0>
External Interrupt 2	INT2	RPINR1	INTR2R<4:0>
Timer2 External Clock	T2CK	RPINR3	T2CKR<4:0>
Timer3 External Clock	T3CK	RPINR3	T3CKR<4:0>
Timer4 External Clock	T4CK	RPINR4	T4CKR<4:0>
Timer5 External Clock	T5CK	RPINR4	T5CKR<4:0>
Input Capture 1	IC1	RPINR7	IC1R<4:0>
Input Capture 2	IC2	RPINR7	IC2R<4:0>
Input Capture 3	IC3	RPINR8	IC3R<4:0>
Input Capture 4	IC4	RPINR8	IC4R<4:0>
Input Capture 5	IC5	RPINR9	IC5R<4:0>
Output Compare Fault A	OCFA	RPINR11	OCFAR<4:0>
Output Compare Fault B	OCFB	RPINR11	OCFBR<4:0>
UART1 Receive	U1RX	RPINR18	U1RXR<4:0>
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR<4:0>
UART2 Receive	U2RX	RPINR19	U2RXR<4:0>
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR<4:0>
SPI1 Data Input	SDI1	RPINR20	SDI1R<4:0>
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R<4:0>
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R<4:0>
SPI2 Data Input	SDI2	RPINR22	SDI2R<4:0>
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R<4:0>
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R<4:0>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

10.4.3.2 Output Mapping

In contrast to inputs, the outputs of the peripheral pin select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Like the RPINRx registers, each register contains two 5-bit fields; each field being associated with one RPn pin (see Register 10-15 through Register 10-27). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 10-3). Because of the mapping technique, the list of peripherals for output mapping also includes a null v alue of '00000'. This permits any given pin to remain disconnected from the output of any of the pin selectable peripherals.
TABLE 10-3: SELECTABLE OUTPUT SOURCES (MAPS FUNCTION TO OUTPUT)

Function Output Function Number ⁽¹⁾		Output Name		
NULL ⁽²⁾	0	NULL		
C10UT	1	Comparator 1 Output		
C2OUT	2	Comparator 2 Output		
U1TX	3	UART1 Transmit		
U1RTS ⁽³⁾	4	UART1 Request To Send		
U2TX	5	UART2 Transmit		
U2RTS ⁽³⁾	6	UART2 Request To Send		
SDO1	7	SPI1 Data Output		
SCK10UT	8	SPI1 Clock Output		
SS10UT	9	SPI1 Slave Select Output		
SDO2	10	SPI2 Data Output		
SCK2OUT	11	SPI2 Clock Output		
SS2OUT	12	SPI2 Slave Select Output		
OC1	18	Output Compare 1		
OC2	19	Output Compare 2		
OC3	20	Output Compare 3		
OC4	21	Output Compare 4		
OC5	22	Output Compare 5		

- **Note 1:** Value assigned to the RPn<4:0> pins corresponds to the peripheral output function number.
 - 2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.
 - **3:** IrDA[®] BCLK functionality uses this output.

10.4.3.3 Mapping Limitations

The control s chema of the peripheral pins elect is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced loc k out s. The flexibility extends to the point of allowing a single input to drive multiple peri pherals or a single functional output to drive multiple output pins.

10.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral rem apping are ne eded to pre vent ac cidental configuration changes. PIC 24F de vices in clude three features to prevent alterations to the peripheral map:

- · Control register lock sequence
- Continuous state monitoring
- Configuration bit remapping lock

10.4.4.1 Control Register Lock

Under norm al operation, w rites to the R PINRx and RPORx registers are not allowed. Attempted writes will appear to ex ecute normally, b ut t he c ontents of th e registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents w rites t o t he control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in on e state until changed. This allows all of the peripheral pin selects to be configured with a single unlock sequence followed by an update to all c ontrol re gisters, then I ocked with a se cond I ock sequence.

10.4.4.2 Continuous State Monitoring

In add ition to be ing protected from dire ct writes, the contents of the R PINRx and R PORx re gisters a re constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell d isturbances caused by ESD or oth er external events), a Configuration Mismatch Reset will be triggered.

10.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx a nd RPORx re gisters. The IOL 1WAY (CW2<4>) C onfiguration b it b locks th e IO LOCK b it from be ing cl eared a fter i t ha s be en s et o nce. I f IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-e nable per ipheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to o ne w rite se ssion. P rogramming IOL1WAY a llows us ers unl imited ac cess (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

10.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control peripheral pin selection introduces several con siderations into application de sign th at could be overlooked. This is particularly true for several common pe ripherals th at are av ailable on ly a s remappable peripherals.

The ma in consideration is that the peri pheral pin selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '11111' and all RPORx registers reset to '00000', all peripheral pin select inputs are tild to RP31 and all peripheral pin select outputs are disconnected.

Note:	In ty ing pe ripheral p in select i nputs to
	RP31, RP31 does not have to exist on a
	device for the registers to be reset to it.

This situation requires the user to initialize the device with the proper per ipheral configuration be fore an y other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock se quence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing critical, it must be executed as an assembly language routine in the same manner as changes to the os cillator configuration. If the bulk of the a pplication is written in C or another hi gh-level I anguage, th e unl ock se quence should be performed by writing inline assembly.

Choosing the configuration requires the review of all peripheral p in s elects an d th eir p in a ssignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be d isabled c ompletely. U nused pe ripherals s hould have th eir in puts assigned t o a n unused R Pn pi n function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O cir cuitry. In the ory, thi s me ans adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. U sers must be familiar with the be havior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that s hare the same pin should be disabled when not in use.

Along these lines, configuring a remappable p in for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device R eset and peripheral configuration or inside t he ma in ap plication ro utine) d epends on the peripheral and its use in the application.

A final consideration is that peripheral pin select functions ne ither o verride an alog i nputs, nor rec onfigure pins with analog functions for d igital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a peripheral pin select.

Example 10-2 s hows a configuration for bidirectional communication w ith f low control using U ART1. T he following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

EXAMPLE 10-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

	* * * * * * * *	************	* * * *
// Unlock Regis	ters		
/ / * * * * * * * * * * * * *	*****	* * * * * * * * * * * * *	* * * *
asm volatile ("MOV	#OSCCON, w1	\n"
	"MOV	#0x46, w2	\n"
	"MOV	#0x57, w3	\n"
	"MOV.b	w2, [w1]	\n"
	"MOV.b	w3, [w1]	`n"
	"BCLR C	SCCON, #6");	`
	Donie	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
/ / * * * * * * * * * * * * *	******	* * * * * *	
// Configure Ir	nut Fun	rtions	
// (See Table 1	0-2)	3010115	
//************	******	* * * * * * *	
′′′ //********	*******	* * * * * * * * * * *	
// Aggion II		in PDO	
// даатуп U //********	*******	*****	
PDTND185+a	TI1DYD -	- 0:	
REINKIODIUS	.UIRAR =	- 07	
/ / * * * * * * * * *	******	* * * * * * * * * * *	
//] = =	1000 0-		
// ASSIGN U	TCIP 10	PIU KAT	
		1.	
RPINRI8DIUS	.UICTSR	$= \pm i$	
/ / de	ala da da da da da da da	te ale ale ale ale ale	
//	. .		
// Configure Ou	itput Fui	nctions	
// (See Table 1	.0-3)		
//************	*****	* * * * * * * *	
//********	******	*****	
// Assign U	1TX To I	Pin RP2	
//********	******	* * * * * * * * * * *	
RPOR1bits.R	P2R = 3i		
	* * * * * * * *	* * * * * * * * * *	
/ / * * * * * * * * *			
//********* // Assign U	1RTS To	Pin RP3	
//********** // Assign U //*********	1RTS To *******	Pin RP3	
//********** // Assign U //********* RPORlbits.R	1RTS To ******** P3R = 4;	Pin RP3	
//********** // Assign U //********* RPOR1bits.R	1RTS To ******** P3R = 4;	Pin RP3	
//********** // Assign U //********* RPOR1bits.R	1RTS To ******** P3R = 4;	Pin RP3	* * *
//********* // Assign U //********* RPOR1bits.R //***********************	1RTS To ******** P3R = 4; ********	Pin RP3	* * *
//********* // Assign U //********* RPOR1bits.R //***********************************	1RTS To ******** P3R = 4; ******** ers	Pin RP3	* * * *
//********* // Assign U //******** RPOR1bits.R //************* // Lock Registe //***********************************	1RTS To ******** P3R = 4; ******** ers ******* "MOV	Pin RP3	**** **** \n"
//********* // Assign U //******** RPOR1bits.R //************* // Lock Registe //***********************************	1RTS To ******** P3R = 4; ********* ers ******** "MOV "MOV	Pin RP3	**** **** \n" \n"
//********* // Assign U //********* RPOR1bits.R //************** // Lock Registe //******************* asm volatile (<pre>IRTS To ******** P3R = 4; ************************************</pre>	Pin RP3	**** \n" \n" \n"
//********* // Assign U //******** RPOR1bits.R //************** // Lock Registe //***************** asm volatile (<pre>lRTS To ******** P3R = 4; ************************************</pre>	Pin RP3	**** \n" \n" \n" \n"
//********* // Assign U //********* RPOR1bits.R //************** // Lock Registe //**************** asm volatile (<pre>lRTS To ******** P3R = 4; ************************************</pre>	Pin RP3	**** \n" \n" \n" \n" \n"

Input and output register values can only be changed if O SCCON<IOLOCK> = 0.

See Section 10.4.4.1 "Control Register

Lock" for a specific command sequence.

10.5 Peripheral Pin Select Registers

The PIC24FJ64GA004 family of devices implements a total of 27 reg isters for r emappable p eripheral configuration:

- Input Remappable Peripheral Registers (14)
- Output Remappable Peripheral Registers (13)

REGISTER 10-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	—	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8

Note:

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	INT1R4:INT1R0: Assign External Interrupt 1 (INT1) to the Corresponding RPn Pin bits
bit 7-0	Unimplemented: Read as '0'

REGISTER 10-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0 INT2R4:INT2R0: Assign External Interrupt 2 (INT2) to the Corresponding RPn Pin bits

REGISTER 10-3: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	T3CKR4:T3CKR0: Assign Timer3 External Clock (T3CK) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	T2CKR4:T2CKR0: Assign Timer2 External Clock (T2CK) to the Corresponding RPn Pin bits

REGISTER 10-4: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **T5CKR4:T5CKR0:** Assign Timer5 External Clock (T5CK) to the Corresponding RPn Pin bits bit 7-5 **Unimplemented:** Read as '0'

bit 4-0 T4CKR4:T4CKR0: Assign Timer4 External Clock (T4CK) to the Corresponding RPn Pin bits

REGISTER 10-5: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	IC2R4:IC2R0: Assign Input Capture 2 (IC2) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	IC1R4:IC1R0: Assign Input Capture 1 (IC1) to the Corresponding RPn Pin bits

REGISTER 10-6: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8 IC4R4:IC4R0: Assign Input Capture 4 (IC4) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 IC3R4:IC3R0: Assign Input Capture 3 (IC3) to the Corresponding RPn Pin bits

REGISTER 10-7: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

11.0	11.0	11.0	11.0	11.0	11.0	11.0	11.0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
—	—	—		_	—	—	_
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0
bit 7							bit 0
Logond							

Legenu.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 IC5R4:IC5R0: Assign Input Capture 5 (IC5) to the Corresponding RPn Pin bits

REGISTER 10-8: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	—	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			l as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared		cleared x = Bit is unknown					

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **OCFBR4:OCFBR0:** Assign Output Compare Fault B (OCFB) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 OCFAR4:OCFAR0: Assign Output Compare Fault A (OCFA) to the Corresponding RPn Pin bits

REGISTER 10-9: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13	Unimplemented: Read as '0'
bit 12-8	U1CTSR4:U1CTSR0: Assign UART1 Clear to Send (U1CTS) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	U1RXR4:U1RXR0: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits

REGISTER 10-10: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:			
R = Readable bit	d as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 U2CTSR4:U2CTSR0: Assign UART2 Clear to Send (U2CTS) to the Corresponding RPn Pin bits

bit 7-5 Unimplemented: Read as '0'

bit 4-0 U2RXR4:U2RXR0: Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	_	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	—	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK1R4:SCK1R0: Assign SPI1 Clock Input (SCK1IN) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI1R4:SDI1R0: Assign SPI1 Data Input (SDI1) to the Corresponding RPn Pin bits

REGISTER 10-12: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—			—
bit 15							bit 8
U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
		—	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			iown	

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS1R4:SS1R0: Assign SPI1 Slave Select Input (SS1IN) to the Corresponding RPn Pin bits

REGISTER 10-13: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13	Unimplemented: Read as '0'
bit 12-8	SCK2R4:SCK2R0: Assign SPI2 Clock Input (SCK2IN) to the Corresponding RPn Pin bits
bit 7-5	Unimplemented: Read as '0'
bit 4-0	SDI2R4:SDI2R0: Assign SPI2 Data Input (SDI2) to the Corresponding RPn Pin bits

REGISTER 10-14: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	—	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-5 Unimplemented: Read as '0'

bit 4-0 SS2R4:SS2R0: Assign SPI2 Slave Select Input (SS2IN) to the Corresponding RPn Pin bits

REGISTER 10-15: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-13 Unimplemented: Read as '0'

bit 12-8	RP1R4:RP1R0: Peripheral Output Function is Assigned to RP1 Output Pin bits (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP0R4:RP0R0: Peripheral Output Function is Assigned to RP0 Output Pin bits

(see Table 10-3 for peripheral function numbers)

REGISTER 10-16: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP3R4:RP3R0:** Peripheral Output Function is Assigned to RP3 Output Pin bits (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP2R4:RP2R0:** Peripheral Output Function is Assigned to RP2 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-17:	RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2
-----------------	---

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	—	RP5R4	RP5R3	RP5R2	RP5R1	RP5R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
bit 15-13	Unimplemen	ted: Read as 'o)'				
bit 12-8	RP5R4:RP5R (see Table 10	0: Peripheral C -3 for periphera	Output Functio al function nun	n is Assigned to nbers)	o RP5 Output F	Pin bits	

- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP4R4:RP4R0:** Peripheral Output Function is Assigned to RP4 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-18: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP7R4:RP7R0:** Peripheral Output Function is Assigned to RP7 Output Pin bits (see Table 10-3 for peripheral function numbers)

- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP6R4:RP6R0:** Peripheral Output Function is Assigned to RP6 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-19: RPOR4: PERIPHERAL PIN SELECT OUTPUT REGISTER 4

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15							bit 8
11.0	11.0	11.0					

U-0	<u>U-0</u>	<u>U-0</u>	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8	RP9R4:RP9R0: Peripheral Output Function is Assigned to RP9 Output Pin bits (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP8R4:RP8R0:** Peripheral Output Function is Assigned to RP8 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-20: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP11R4:RP11R0:** Peripheral Output Function is Assigned to RP11 Output Pin bits (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP10R4:RP10R0:** Peripheral Output Function is Assigned to RP10 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-21:	RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6
-----------------	---

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-13	Unimplemented: Read as '0'
bit 12-8	RP13R4:RP13R0: Peripheral Output Function is Assigned to RP13 Output Pin bits (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP12R4:RP12R0: Peripheral Output Function is Assigned to RP12 Output Pin bits (see Table 10-3 for peripheral function numbers)

REGISTER 10-22: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP15R4	RP15R3	RP15R2	RP15R1	RP15R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP15R4:RP15R0:** Peripheral Output Function is Assigned to RP15 Output Pin bits (see Table 10-3 for peripheral function numbers)

- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP14R4:RP14R0:** Peripheral Output Function is Assigned to RP14 Output Pin bits (see Table 10-3 for peripheral function numbers)

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		—	RP17R4 ⁽¹⁾	RP17R3 ⁽¹⁾	RP17R2 ⁽¹⁾	RP17R1 ⁽¹⁾	RP17R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—	RP16R4 ⁽¹⁾	RP16R3 ⁽¹⁾	RP16R2 ⁽¹⁾	RP16R1 ⁽¹⁾	RP16R0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable bit		U = Unimplemented bit, read as '0'			

REGISTER 10-23: RPOR8: PERIPHERAL PIN SELECT OUTPUT REGISTER 8

-n = Value at P	POR '1' = Bit is s	set '0' = Bit is cleare	ed x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8	RP17R4:RP17R0: Peripheral Output Function is Assigned to RP17 Output Pin bits ⁽¹⁾ (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'
bit 4-0	RP16R4:RP16R0: Peripheral Output Function is Assigned to RP16 Output Pin bits ⁽¹⁾

(see Table 10-3 for peripheral function numbers)

REGISTER 10-24: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

- bit 12-8 **RP19R4:RP19R0:** Peripheral Output Function is Assigned to RP19 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)
- bit 7-5 Unimplemented: Read as '0'
- bit 4-0 **RP18R4:RP18R0:** Peripheral Output Function is Assigned to RP18 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

REGISTER 10-25: RPOR10: PERIPHERAL PIN SELECT OUTPUT REGISTER 10

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP21R4 ⁽¹⁾	RP21R3 ⁽¹⁾	RP21R2 ⁽¹⁾	RP21R1 ⁽¹⁾	RP21R0 ⁽¹⁾
bit 15							bit 8

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	RP20R4 ⁽¹⁾	RP20R3 ⁽¹⁾	RP20R2 ⁽¹⁾	RP20R1 ⁽¹⁾	RP20R0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 12-8	RP21R4:RP21R0: Peripheral Output Function is Assigned to RP21 Output Pin bits ⁽¹⁾ (see Table 10-3 for peripheral function numbers)
bit 7-5	Unimplemented: Read as '0'

bit 4-0 **RP20R4:RP20R0:** Peripheral Output Function is Assigned to RP20 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

REGISTER 10-26: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—	RP23R4 ⁽¹⁾	RP23R3 ⁽¹⁾	RP23R2 ⁽¹⁾	RP23R1 ⁽¹⁾	RP23R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			(4)	(4)	(4)	(4)	(4)

0-0	0-0	0-0	10/00-0	10/00-0	10/00-0	10/00-0	10/00-0
—	—		RP22R4 ⁽¹⁾	RP22R3 ⁽¹⁾	RP22R2 ⁽¹⁾	RP22R1 ⁽¹⁾	RP22R0 ⁽¹⁾
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12-8 **RP23R4:RP23R0:** Peripheral Output Function is Assigned to RP23 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP22R4:RP22R0:** Peripheral Output Function is Assigned to RP22 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	_	RP25R4 ⁽¹⁾	RP25R3 ⁽¹⁾	RP25R2 ⁽¹⁾	RP25R1 ⁽¹⁾	RP25R0 ⁽¹⁾
bit 15							bit 8
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RP24R4 ⁽¹⁾	RP24R3 ⁽¹⁾	RP24R2 ⁽¹⁾	RP24R1 ⁽¹⁾	RP24R0 ⁽¹⁾
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown		
bit 15-13	Unimplemen	ted: Read as '	כי				
bit 12-8	RP25R4:RP2	5R0: Periphera	al Output Funct	tion is Assigned	d to RP25 Outp	ut Pin bits ⁽¹⁾	

REGISTER 10-27: RPOR12: PERIPHERAL PIN SELECT OUTPUT REGISTER 12

(see Table 10-3 for peripheral function numbers)

bit 7-5 Unimplemented: Read as '0'

bit 4-0 **RP24R4:RP24R0:** Peripheral Output Function is Assigned to RP24 Output Pin bits⁽¹⁾ (see Table 10-3 for peripheral function numbers)

Note 1: Bits are only available on the 44-pin devices; otherwise, they read as '0'.

11.0 TIMER1

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 14. Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC), or operate as a fre e-running, interval tim er/counter. Timer1 can operate in three modes:

- 16-Bit imer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter

Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 11-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select th e ti mer pres caler rati o us ing th e TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or c lear th e TSYN C b it t o c onfigure synchronous or asynchronous operation.
- 5. Load the tim er pe riod val ue into the PR 1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP2:T1IP0, to set the interrupt priority.



FIGURE 11-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

REGISTER	11-1: T1CC	ON: TIMER1 C	ONTROL RI	EGISTER			
R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	_	TSIDL	—	—	—	—	_
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0
	TGATE	TCKPS1	TCKPS0		TSYNC	TCS	_
bit 7							bit 0
Legend:	1. 1.9		•••			(0)	
R = Readab		W = Writable	oit		nented bit, read	as '0'	
-n = Value a	t POR	'1' = Bit is set		0° = Bit is clea	ared	x = Bit is unkn	own
6:4 <i>4</i> F		On hit					
DIL 15	1 = Starts 16	Of Dil S-bit Timer1					
	0 = Stops 16	-bit Timer1					
bit 14	Unimplemen	ted: Read as 'o)'				
bit 13	TSIDL: Stop	in Idle Mode bit					
	1 = Discontin	ue module oper	ation when de	vice enters Idle	e mode		
	0 = Continue	module operati	on in Idle mod	е			
bit 12-7	Unimplemen	ted: Read as '0)'				
bit 6	TGATE: Time	er1 Gated Time	Accumulation	Enable bit			
	<u>When TCS =</u> This bit is ign	<u>1:</u> ored.					
	When TCS =	<u>0:</u>					
	1 = Gated tir	ne accumulation ne accumulation	n enabled n disabled				
bit 5-4	TCKPS1:TC	KPS0: Timer1 li	nout Clock Pre	scale Select bi	ts		
	11 = 1:256		.pat electricit				
	10 = 1:64						
	01 = 1:8						
hit 3		ted: Read as '	۱'				
bit 2		ar1 External Clo	y ock Innut Sync	hronization Sel	ect hit		
	When TCS =		ok input Oyne				
	1 = Synchronize external clock input						
	0 = Do not synchronize external clock input						
	When TCS =	<u>0:</u> orod					
hit 1	TCS. Timer1	Clock Source S	elect hit				
	1 = External	clock from T10	CK pin (on the	risina edae)			
	0 = Internal	clock (Fosc/2)					
bit 0	Unimplemen	ted: Read as '0)'				

12.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Fa mily R eference Manual", "Section 14. Timers" (DS39704).

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As a 32-bit timer, Timer2/3 and Timer4/5 operate in three modes:

- Two independent 16-bit timers (Timer2 and Timer3) with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- Single 32-bit synchronous counter
- They also support these features:
- Timer gate operation
- Selectable prescaler settings
- Timer operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period register match
- ADC Event Trigger (Timer4/5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or c ounters. The y al so of fer the features li sted above, e xcept for th e AD C Event Trigger; thi s i s im plemented o nly w ith T imer5. Th e operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 12-1; T3C ON and T5CON are shown in Register 12-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note:	For 32-bit operation, T3CON and T5CON
	control bits are ignored. Only T2CON and
	T4CON control bits are used for setup and
	control. Timer2 and Timer4 clock and gate
	inputs a re u tilized fo r the 32 -bit tim er
	modules, but an interrupt is generated with
	the Timer3 or Timer5 interrupt flags.

To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to external clock, RPINRx (TxCK) must be configured to an available R Pn pin. Se e Section 1 0.4 "Peripheral Pin Select" for more information.
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word of the value while PR2 (or PR4) contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE o r T 5IE; use the p riority b its, T3IP2:T3IP0 or T5IP2:T5IP0, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TM R3:TMR2 (or TM R5:TMR4). TM R3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To c onfigure a ny of t he t imers for i ndividual 1 6-bit operation:

- Clear the T32 bit co rresponding to that timer (T2CON<3> for T imer2 an d Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select th e ti mer pres caler rati o us ing th e TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See Section 10.4 "Peripheral Pin Select" for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; us e the priority bits, TxIP2:TxIP0, to set the interrupt priority.
- 6. Set the TON bit (TxCON<15> = 1).





FIGURE 12-3: TIMER3 AND TIMER5 (16-BIT SYNCHRONOUS) BLOCK DIAGRAM



R/W-0	<u>U-0</u>	R/W-0	U-0	<u>U-0</u>	<u>U-0</u>	<u>U-0</u>	U-0	
TON		TSIDL		_		_		
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	
	TGATE	TCKPS1	TCKPS0	T32(")		TCS ⁽²⁾		
bit 7							bit 0	
Legena:	- 1-i4		L:1		enabled bit was			
R = Readable			DIT		nented bit, read			
-n = value at	POR	"1" = Bit is set		$0^{\circ} = Bit is clear$	ared	x = Bit is unkn	iown	
bit 15	15 TON: Timerx On bit $\frac{When TxCON < 3> = 1:}{1 = Starts 32-bit Timerx/y}$ $0 = Stops 32-bit Timerx/y$ $\frac{When TxCON < 3> = 0:}{1 = Starts 16-bit Timerx}$							
bit 14	Unimplemen	ted: Read as ')'					
bit 13	TSIDL: Stop i	in Idle Mode bit						
	1 = Discontin 0 = Continue	ue module oper module operati	ration when de on in Idle mod	evice enters Idle	e mode			
bit 12-7	Unimplemen	ted: Read as ')'					
bit 6	TGATE: Timerx Gated Time Accumulation Enable bit When TCS = 1: This bit is ignored. When TCS = 0: 1 = Gated time accumulation enabled 0 = Gated time accumulation disabled							
bit 5-4	TCKPS1:TCKPS0: Timerx Input Clock Prescale Select bits 11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1							
bit 3	T32: 32-Bit Ti	imer Mode Sele	ect bit ⁽¹⁾					
	1 = Timerx a 0 = Timerx a In 32-bit mod	nd Timery form nd Timery act a e, T3CON conti	a single 32-bit s two 16-bit tir rol bits do not a	t timer ners affect 32-bit tim	er operation.			
bit 2	Unimplemen	ted: Read as ')'					
bit 1	TCS: Timerx	Clock Source S	elect bit ⁽²⁾					
	1 = External 0 = Internal	l clock from pin, clock (Fosc/2)	TxCK (on the	rising edge)				
bit 0	Unimplemen	ted: Read as 'o)'					
Note 1: In 2: If	 Note 1: In 32-bit mode, the T3CON or T5CON control bits do not affect 32-bit timer operation. 2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. For more information, see 							

REGISTER 12-1: TxCON: TIMER2 AND TIMER4 CONTROL REGISTER

Section 10.4 "Peripheral Pin Select".

REGISTER 12-2:	TyCON: TIMER3	AND TIMER5	CONTROL	REGISTER
----------------	---------------	-------------------	---------	----------

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	
TON ⁽¹⁾	_	TSIDL ⁽¹⁾	_	_	—	—	_	
bit 15							bit 8	
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0	
	TGATE ⁽¹⁾	TCKPS1 ⁽¹⁾	TCKPS0 ⁽¹⁾	—	—	TCS ^(1,2)	_	
bit 7							bit 0	
Legend:								
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit. rea	d as '0'		
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own	
bit 15	TON: Timery	On bit ⁽¹⁾						
	1 = Starts 16	-bit Timery						
	0 = Stops 16	-bit Timery						
bit 14	Unimplemen	ted: Read as 'd)'					
bit 13	TSIDL: Stop i	n Idle Mode bit	(1)					
	1 = Discontin	ue module ope	ation when de	evice enters Idle	e mode			
	0 = Continue	module operati	on in Idle mod	е				
bit 12-7	Unimplemen	ted: Read as 'o)'	(4)				
bit 6	TGATE: Time	ery Gated Time	Accumulation	Enable bit ⁽¹⁾				
	When TCS =	<u>1:</u>						
	When TCS =							
	1 = Gated tin	<u>o.</u> ne accumulatio	n enabled					
	0 = Gated tin	ne accumulatio	n disabled					
bit 5-4	TCKPS1:TC	(PS0: Timery I	nput Clock Pre	scale Select bi	ts ⁽¹⁾			
	11 = 1:256							
	10 = 1:64							
	01 = 1:8							
hit 2 2		tod: Pood as '	,,					
bit 1		Clock Source S	, holo of hit(1,2)					
	1 = External	clock from nin	Fuck (on the r	ising edge)				
	0 = Internal c	\perp = External clock from pin TyCK (on the rising edge) 0 = Internal clock (Fosc/2)						
bit 0	Unimplemen	ted: Read as ')'					
Note 1: W	Vhen 32-bit oper	ation is enable	d (T2CON<3>	or T4CON<3>	= 1), these bit	s have no effect of	on Timerv	
0	peration; all time	er functions are	set through T2	2CON and T4C	CON.		- 1	

2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

NOTES:

13.0 INPUT CAPTURE

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Fa mily R eference Manual", "Section 15. Input Capture" (DS39701).





13.1 Input Capture Registers

REGISTER 13-1: ICxCON: INPUT CAPTURE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	ICSIDL	-			-	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0
ICTMR	ICI1	ICI0	ICOV	ICBNE	ICM2 ⁽¹⁾	ICM1 ⁽¹⁾	ICM0 ⁽¹⁾
bit 7							bit 0
Legend:		HC = Hardwa	re Clearable bi	t			
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read		as '0'	
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-14	Unimplemen	ted: Read as 'o)'				

bit 13	ICSIDL: Input Capture x Module Stop in Idle Control bit
	 1 = Input capture module will halt in CPU Idle mode 0 = Input capture module will continue to operate in CPU Idle mode
bit 12-8	Unimplemented: Read as '0'
bit 7	ICTMR: Input Capture x Timer Select bit
	 1 = TMR2 contents are captured on capture event 0 = TMR3 contents are captured on capture event
bit 6-5	ICI1:ICI0: Select Number of Captures per Interrupt bits
	 11 = Interrupt on every fourth capture event 10 = Interrupt on every third capture event 01 = Interrupt on every second capture event 00 = Interrupt on every capture event
bit 4	ICOV: Input Capture x Overflow Status Flag bit (read-only)
	 1 = Input capture overflow occurred 0 = No input capture overflow occurred
bit 3	ICBNE: Input Capture x Buffer Empty Status bit (read-only)
	 1 = Input capture buffer is not empty, at least one more capture value can be read 0 = Input capture buffer is empty
bit 2-0	ICM2:ICM0: Input Capture x Mode Select bits ⁽¹⁾
	 111 = Input capture functions as interrupt pin only when device is in Sleep or Idle mode (rising edge detect only, all other control bits are not applicable) 110 = Unused (module disabled)
	101 = Capture mode, every 16th rising edge
	100 = Capture mode, every 4th rising edge
	011 = Capture mode, every rising edge
	010 = Capture mode, every falling edge
	for this mode
	000 = Input capture module turned off
Note 1:	RPINRx (ICxRx) must be configured to an available RPn pin. For more information, see Section 10.4

Note 1: RPINRx (ICxRx) must be configured to an available RPn pin. For more information, see Section 10.4 "Peripheral Pin Select".

14.0 OUTPUT COMPARE

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Fa mily R eference Manual"*, **"Section 16.0 utput C ompare"** (DS39706).

14.1 Setup for Single Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation):

- Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above i nto the O utput C ompare x register, OCxR, and the O utput C ompare x Se condary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or g reater t han value i n OC xRS, the Ou tput Compare x Secondary register.
- Set the O CM bits to '100' and the O CTSEL (OCxCON<3>) bit to the d esired timer so urce. The OCx pin state will now be driven low.
- 7. Set th e TON (TyCON<15>) b it to '1', w hich enables the compare time base to count.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the Output Compare x Secondary register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt if it is enabled, by setting the OC xIE bit. For further information on peripheral int errupts, refer to Section 7.0 "Interrupt Controller".

10. To initiate another single pulse output, change the Timer and Compare register settings, if needed, and then issue a write to set the OCM bits to '100'. Disabling and re-enabling of the timer and clearing the TMRy register are not required, but may be ad vantageous f or de fining a pulse f rom a known event time boundary.

The output compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can b e i nitiated by rew riting t he value of th e OCxCON register.

14.2 Setup for Continuous Output Pulse Generation

When the OCM control bits (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the O Cx pin to the low state and ge nerates o utput pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps a re re quired (th ese s teps a ssume t he t imer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate time to the rising edge of the output pulse relative to the TMRy start value (0000h).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- Write the values computed in step 2 and 3 above into the Output Compare x register, OCxR, and the Ou tput C ompare x S econdary register, OCxRS, respectively.
- 5. Set Timer Period register, PRy, to value equal to or greater than value in OCxRS.
- Set the OCM bits to '101' and the OCTSEL bit to the desired timer source. The OCx pin state will now be driven low.
- Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the compare time base, TMRy, matches the OCxRS, the second and tailing edge(high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit set.
- 11. When the compare time base and the value in its respective Timer Period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated and a continuous stream of pulses is generated indefinitely. The OCxIF flag is set on each OCxRS/TMRy compare match event.

14.3 Pulse-Width Modulation Mode

Note:	This peripheral contains input and output
	functions that may need to be configured
	by t he pe ripheral pi n s elect. S ee
	Section 10.4 "Peripheral Pin Select" for
	more information.

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected Timer Period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OCxR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- Configure the output compare module for one of two P WM Operation modes b y w riting t o t he Output C ompare Mo de bi ts, OCM<2:0> (OCxCON<2:0>).
- 6. Set the TMRy prescale value and enable the time base by setting TON (TxCON<15>) = 1.
 - Note: The O CxR regi ster sho uld be in itialized before the output compare module is first enabled. The OC xR register becomes a Read-Only D uty Cycle register when the module is o perated in the PWM modes. The value held in O CxR will become the PWM duty cycle for the first PWM period. The contents of the Ou tput C ompare x Secondary register, OCxRS, will not be transferred i nto O CxR unt il a tim e b ase period match occurs.

14.3.1 PWM PERIOD

The PWM period is specified by writing to PR y, the Timer Peri od register. T he PWM pe riod ca n b e calculated using Equation 14-1.

EQUATION 14-1: CALCULATING THE PWM PERIOD⁽¹⁾

PWM Period = $[(PRy) + 1] \bullet TCY \bullet (Timer Prescale Value)$ where:

PWM Frequency = 1/[PWM Period]

Note 1: Based on TCY = 2 * TOSC, Doze mode and PLL are disabled.

Note: A PR y value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will y ield a pe riod c onsisting of 8 time base cycles.

14.3.2 PWM DUTY CYCLE

The PWM du ty c ycle is s pecified b y writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a m atch between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include:

- If the Output Compare x register, OCxR, is loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (Timer Period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Ex ample 14-1 fo r PWM m ode tim ing d etails. Table 14-1 s hows e xample PW M fre quencies an d resolutions for a device operating at 10 MIPS.

EQUATION 14-2: CALCULATION FOR MAXIMUM PWM RESOLUTION⁽¹⁾



EXAMPLE 14-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS⁽¹⁾

1. Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where FOSC = 8 MHz with PLL

(32 MHz device clock rate) and a Timer2 prescaler setting of 1:1. TCY = 2 * Tosc = 62.5 ns PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 μ s PWM Period = (PR2 + 1) • TCY • (Timer 2 Prescale Value) 19.2 μ s = (PR2 + 1) • 62.5 ns • 1

PR2 = 306

2. Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = $\log_{10}(FCY/FPWM)/l \circ g_{10}^2$) bits

=($\log_{10}(16 \text{ MHz}/52.08 \text{ kHz})/\log_{10}2)$ bits

= 8.3 bits

Note 1: Based on TCY = 2 * TOSC, Doze mode and PLL are disabled.

TABLE 14-1:	EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (FCY = 4 MHz)	(1)

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	81		111			11	
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

TABLE 14-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)⁽¹⁾

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	81		111			11	
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.



FIGURE 14-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM

4: This peripheral's inputs and outputs must be assigned to an available RPn pin before use. Please see Section 10.4 "Peripheral Pin Select" section for more information.

14.4 Output Compare Register

REGISTER 14-1: OCxCON: OUTPUT COMPARE x CONTROL REGISTER

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
	—	OCSIDL	—	—	—	—	—
bit 15							bit 8
U-0	U-0	U-0	R-0, HC	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—	OCFLT OC	r sel	OCM2 ⁽¹⁾	OCM1 ⁽¹⁾	OCM0 ⁽¹⁾
bit 7							bit 0

Legend:	HC = Hardware Clearable bit			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14	Unimplemented: Read as '0'
bit 13	OCSIDL: Stop Output Compare x in Idle Mode Control bit
	 1 = Output Compare x will halt in CPU Idle mode 0 = Output Compare x will continue to operate in CPU Idle mode
bit 12-5	Unimplemented: Read as '0'
bit 4	OCFLT: PWM Fault Condition Status bit
	 1 = PWM Fault condition has occurred (cleared in HW only) 0 = No PWM Fault condition has occurred (this bit is only used when OCM<2:0> = 111)
bit 3	OCTSEL: Output Compare x Timer Select bit
	 1 = Timer3 is the clock source for Output Compare x 0 = Timer2 is the clock source for Output Compare x Refer to the device data sheet for specific time bases available to the output compare module.
bit 2-0	OCM2:OCM0: Output Compare x Mode Select bits ⁽¹⁾
	 111 = PWM mode on OCx, Fault pin, OCFx, enabled⁽²⁾ 110 = PWM mode on OCx, Fault pin, OCFx, disabled⁽²⁾ 101 = Initialize OCx pin low, generate continuous output pulses on OCx pin 100 = Initialize OCx pin low, generate single output pulse on OCx pin 011 = Compare event toggles OCx pin 010 = Initialize OCx pin high, compare event forces OCx pin low 001 = Initialize OCx pin low, compare event forces OCx pin high 000 = Output compare channel is disabled
Note 1:	RPORx (OCx) must be configured to an available RPn pin. For more information, see Section 10.4 " Peripheral Pin Select ".

2: OCFA pin controls OC1-OC4 channels. OCFB pin controls the OC5 channel.

NOTES:

15.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Fa mily R eference Manual"*, "Section 23. Serial Peripheral Interface (SPI)" (DS39699)

The Se rial Per ipheral Int erface (SPI) m odule is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, d isplay drivers, A/D Converters, et c. The SPI module is compatible with Motorola's SPI and SIOP interfaces.

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enha nced Buf fer mo de, da ta is sh ifted through an 8-level FIFO buffer.

Note:	Do not perform read-modify-write opera-
	tions (such as bit-oriented instructions) on
	the SPIxBUF register in either Standard or
	Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported. The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, SSx is not used. In the 2-pin mode, both SDOx and SSx are not used.

Block di agrams of the mo dule in Standard an d Enhanced modes a reshown in Figure 15-1 an d Figure 15-2.

Depending on the pi n c ount, de vices of th e PIC24FJ64GA004 family offer one or two SPI modules on a single device.

Note:	In th is s ection, the SPI modules are referred to together as SPIx or separately
	as SPI1 and SPI2. Special Function Reg-
	isters will follow a similar notation. For
	example, SPIxCON1 or SPIxCON2 refers
	to the control register for the SPI1 or SPI2
	module.

To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 regi sters w ith MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 5. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as s oon as data is w ritten to t he SPIx BUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write t he d esired se ttings t o t he SP IxCON1 and S PIxCON2 r egisters w ith MS TEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- If the CKE bit i s set, the n the SSEN b it (SPIxCON1<7>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)



To set up the SPI module for the Enha need Buffer Master mode of operation:

- 1. If using interrupts:
 - a) Clear the SPIxIF bit in the respective IFSx register.
 - b) Set the SPIxIE bit in the respective IECx register.
 - c) Write the SPIxIP bits in the respective IPCx register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 regi sters w ith MSTEN (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enh anced Buf fer m ode by se tting th e SPIBEN bit (SPIxCON2<0>).
- Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as s oon as data is w ritten to the SPIx BUF register.

To set up the SPI module for the Enha need Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
 - Clear the SPIxIF bit in the respective IFSx register.
 - Set the SPIxIE bit in the respective IECx register.
 - Write the SPIxIP bits in the respective IPCx register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 re gisters with M STEN (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the \overline{SSx} pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enh anced Buf fer m ode by se tting th e SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

FIGURE 15-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



REGISTE	R 15-1: SPIx	STAT: SPIx S	FATUS AND	CONTROL R	EGISTER				
R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0		
SPIEN ⁽¹) _	SPISIDL	_	_	SPIBEC2	SPIBEC1	SPIBEC0		
bit 15							bit 8		
R-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0		
SRMPT	- SPIROV	SRXMPT	SISEL2	SISEL1	SISELO	SPITBE	SPIRBF		
bit 7							bit 0		
Legend:		C = Clearable	bit						
R = Reada	able bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown		
bit 15	SPIEN: SPIx 1 = Enables r 0 = Disables	Enable bit ⁽¹⁾ nodule and cor module	figures SCKx,	SDOx, SDIx ar	nd SSx as seria	I port pins			
bit 14	Unimplemen	ted: Read as ')'						
bit 13	SPISIDL: Sto 1 = Discontin 0 = Continues	p in Idle Mode ues module ope s module opera	bit eration when d tion in Idle mo	evice enters Id	le mode				
bit 12-11	Unimplemen	ted: Read as ')'						
bit 10-8	SPIBEC2:SP	SPIBEC2:SPIBEC0: SPIx Buffer Element Count bits (valid in Enhanced Buffer mode)							
	<u>Master mode</u> Number of SF <u>Slave mode:</u> Number of SF	<u>:</u> PI transfers pen PI transfers unre	ding. ead.						
bit 7	SRMPT: Shift	t Register (SPIx	SR) Empty bit	(valid in Enhar	nced Buffer mod	de)			
	1 = SPIx Shi 0 = SPIx Shi	ft register is em ft register is not	pty and ready empty	to send or rece	ive				
bit 6	SPIROV: Red	ceive Overflow	Flag bit						
	1 = A new by data in th 0 = No overfi	rte/word is comp ne SPIxBUF reg low has occurre	oletely received ister. ed	and discarded	. The user softw	are has not rea	ad the previous		
bit 5	SRXMPT: Re	ceive FIFO Em	pty bit (valid in	Enhanced Buf	fer mode)				
	1 = Receive 0 = Receive	FIFO is empty FIFO is not em	pty						
bit 4-2	SISEL2:SISE	L0: SPIx Buffe	r Interrupt Mod	le bits (valid in	Enhanced Buff	er mode)			
	111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru (SRXM	Ipt when SPIx to pt when last bit pt when the las pt when one da pt when SPIx n pt when SPIx n pt when data is pt w hen th e la APT bit is set)	ransmit buffer i is shifted into t bit is shifted in ata is shifted in eceive buffer is eceive buffer is available in re st d ata in the	s full (SPITBF SPIXSR; as a r out of SPIXSR; to the SPIXSR; full (SPIRBF t 3/4 or more fu ceive buffer (S rec eive buffe	bit is set) result, the TX F now the transm as a result, the bit set) Ill RMPT bit is se r i s re ad; a s a	IFO is empty hit is complete TX FIFO has t) result, t he b	one open spot uffer is em pty		
Note 1:	If SPIEN = 1, the "Peripheral Pin	se functions mu Select " for mor	ist be assigned e information.	to available R	Pn pins before	use. See Sect	tion 10.4		
REGISTER 15-1: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

bit 1	SPITBF: SPIx Transmit Buffer Full Status bit
	 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty
	In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR.
	In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write.
bit 0	SPIRBF: SPIx Receive Buffer Full Status bit
	1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Duffer model
	Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB.
	In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location.
	Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.

Note 1: If SPIEN = 1, these functions must be assigned to available RPn pins before use. See **Section 10.4** "**Peripheral Pin Select**" for more information.

U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—		DISSCK	DISSDO(2)	MODE16	SMP	CKE(3)
bit 15							bit 8
R/W-0) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SSEN	CKP	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	PPRE0
Dit 7							Dit U
Logond							
R = Read	ahle hit	W = Writable	bit	II = I Inimplem	nented hit read	l as 'N'	
n = Value	able bit	'1' = Bit is set		$0^{\circ} = \text{Bit is clear}$	ared	v = Bitis unkr	
			•		aica		lowin
bit 15-13	Unimplemen	ted: Read as '	0'				
bit 12	DISSCK: Dis	ables SCKx pir	° n bit (SPI Maste	er modes only) ⁽	1)		
	1 = Internal S	SPI clock is dis	abled; pin funct	tions as I/O			
	0 = Internal S	SPI clock is ena	abled				
bit 11	DISSDO: Dis	ables SDOx pi	n bit ⁽²⁾				
	1 = SDOx pin	n is not used by	y module; pin fu	unctions as I/O			
hit 10		and/Dute Comm	by the module	at hit			
DIL TO		vication is word	-wide (16 bits)				
	0 = Commun	nication is byte-	wide (8 bits)				
bit 9	SMP: SPIx D	ata Input Sam	ble Phase bit				
	Master mode	<u>:</u>					
	1 = Input dat	a sampled at e	nd of data outp	out time			
	0 = Input dat Slave mode:	a sampleu at n		utput time			
	SMP must be	cleared when	SPIx is used in	Slave mode.			
bit 8	CKE: SPIx C	lock Edge Sele	ect bit ⁽³⁾				
	1 = Serial ou	tput data chan	ges on transitio	n from active c	lock state to Idl	e clock state (s	see bit 6)
	0 = Serial ou	tput data chan	ges on transitio	n from Idle cloc	ck state to activ	e clock state (s	see bit 6)
bit 7	SSEN: Slave	Select Enable	bit (Slave mod	e) ⁽⁴⁾			
	1 = S S pin i 0 = S S pin i	used for Slave	moae dule: pin contr	olled by port fur	nction		
bit 6	CKP: Clock F	Polarity Select I	oit				
	1 = Idle state	e for clock is a l	nigh level; activ	e state is a low	level		
	0 = Idle state	e for clock is a l	ow level; active	e state is a high	level		
bit 5	MSTEN: Mas	ster Mode Enat	ole bit				
	1 = Master m	node					
		Jue					
Note 1:	If DISSCK = 0, S	CKx must be c	onfigured to an	available RPn	pin. See Secti	on 10.4 "Perip	heral Pin
э.		DOx must be a	configured to ar	available PDn	nin Soo Socti	ion 10 / "Pori	aboral Din
۷.	Select" for more	information.	oningured to an		pin. See Secti	IOII IO.4 Feil	
3:	The CKE bit is no	ot used in the F	ramed SPI mo	des. The user s	hould program	this bit to '0' fo	or the Framed
	SPI modes (FRM	EN = 1).					
4:	If SSEN = 1, SSx for more informat	: must be config ion.	gured to an ava	ilable RPn pin.	See Section 1	0.4 "Periphera	al Pin Select"

REGISTER 15-2: SPIxCON1: SPIx CONTROL REGISTER 1

REGISTER 15-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)

- bit 4-2 SPRE2:SPRE0: Secondary Prescale bits (Master mode)
 - 111 = Secondary prescale 1:1
 - 110 = Secondary prescale 2:1
 - ... 000 = Secondary prescale 8:1
- bit 1-0 **PPRE1:PPRE0:** Primary Prescale bits (Master mode)
 - 11 = Primary prescale 1:1
 - 10 = Primary prescale 4:1
 - 01 = Primary prescale 16:1
 - 00 = Primary prescale 64:1
- **Note 1:** If DISSCK = 0, SCKx must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select**" for more information.
 - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.
 - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
 - 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 15-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	SPIFPOL	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	SPIFE	SPIBEN
bit 7							bit 0

Legend:							
R = Readable bit W = Write		W = Writable bit	U = Unimplemented bit, rea	d as '0'			
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			
bit 15	FRMEN: Fran	med SPIx Support bit					
	1 = Framed S 0 = Framed S	Plx support enabled Plx support disabled					
bit 14	SPIFSD: Fran	me Sync Pulse Direction Con	trol on SSx pin bit				
	1 = Frame sy 0 = Frame sy	nc pulse input (slave) nc pulse output (master)					
bit 13	SPIFPOL: Fra	ame Sync Pulse Polarity bit (Frame mode only)				
	1 = Frame sy 0 = Frame sy	nc pulse is active-high nc pulse is active-low					
bit 12-2	Unimplemen	ted: Read as '0'					
bit 1	SPIFE: Frame	e Sync Pulse Edge Select bit					
	 1 = Frame sync pulse coincides with first bit clock 0 = Frame sync pulse precedes first bit clock 						
bit 0	SPIBEN: Enh	anced Buffer Enable bit					
	1 = Enhanced 0 = Enhanced	d Buffer enabled d Buffer disabled (Legacy mo	de)				



FIGURE 15-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE)





















EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED⁽¹⁾

FCY

FSCK = Primary Prescaler * Secondary Prescaler

Note 1: Based on Fcy = Fosc/2; Doze mode and PLL are disabled.

TABLE 15-1: SAMPLE SCK FREQUENCIES^(1,2)

	Secondary Prescaler Settings					
	1:1	2:1	4:16	:18	:1	
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000
	4:1	4000	2000	1000	667	500
	16:1	1000	500	250	167	125
	64:1	250	125	63	42	31
Fcy = 5 MHz						
Primary Prescaler Settings	1:1	5000	2500	1250	833	625
	4:1	1250	625	313	208	156
	16:1	313	156	78	52	39
	64:1	783	9	201	31	0

Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: SCKx frequencies shown in kHz.

16.0 INTER-INTEGRATED CIRCUIT (I²C[™])

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 24. Inter-Integrated Circuit (I²C™)" (DS39702).

The Inter-Integrated CircuitTM (l^2C^{TM}) module is a serial interface useful for communicating with other peripheral or m icrocontroller dev ices. The sep eripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.

The I²C module supports these features:

- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address, as defined in the I²C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL

A block diagram of the module is shown in Figure 16-1.

16.1 Peripheral Remapping Options

The I^2C modules are tied to fixed pin assignments, and cannot be reassigned to alternate pins using peripheral pin se lect. To allow s ome flexibility with pe ripheral multiplexing, the I2C 1 module in all de vices, c an b e reassigned to the alternate pins, designated as ASCL1 and ASDA1 during device configuration.

Pin assignment is controlled by the I2C1SEL Configuration bit; pro gramming this bit (= 0) multiplexes the module to the ASCL1 and ASDA1 pins.

16.2 Communicating as a Master in a Single Master Environment

The d etails of sending a m essage in M aster m ode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I²C device address byte to the slave with a write indication.
- 3. Wait for an d ve rify an Ac knowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for an d ve rify an Ac knowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat s teps 4 and 5 un til al I d ata by tes a re sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for an d ve rify an Ac knowledge from the slave.
- 11. Enable ma ster reception to rec eive s erial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.



BRG Down Counter

TCY/2

Read

I2CxBRG

16.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 16-1.

EQUATION 16-1: COMPUTING BAUD RATE RELOAD VALUE⁽¹⁾



TABLE 16-1: $I^2 C^{TM} CLOCK RATES^{(1)}$

16.4 Slave Address Masking

The I2 CxMSK re gister (Register 16-3) d esignates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2C xMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00100000', the slave module will detect both addresses, '0000000' and '00100000'.

To ena ble address ma sking, the IPM I (Inte Iligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I²C[™] protocol, the ad dresses in T able 16-2 a re reserved and will not be Acknowledged in Slave m ode. Th is includes an y a ddress mask s ettings that in clude an y o f th ese addresses.

Required	_	I2CxBF	G Value	Actual	
System FscL	FCY	(Decimal)	(Hexadecimal)	FSCL	
100 kHz	16 MHz	157	9D	100 kHz	
100 kHz	8 MHz	78	4E	100 kHz	
100 kHz	4 MHz	39	27	99 kHz	
400 kHz	16 MHz	37	25	404 kHz	
400 kHz	8 MHz	18	12	404 kHz	
400k Hz	4M Hz	9	9	385k Hz	
400k Hz	2M Hz	4	4	385k Hz	
1 MHz	16 MHz	13	D	1.026 MHz	
1M Hz	8M Hz	6	6	1.026M Hz	
1M Hz	4M Hz	3	3	0.909M Hz	

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

TABLE 16-2: $I^2 C^{TM} RESERVED ADDRESSES^{(1)}$

Slave Address	R/W Bit	Description						
0000 000	0	General Call Address ⁽²⁾						
0000 000	1	Start Byte						
0000 001	x	Cbus Address						
0000 010	x	Reserved						
0000 011	x	Reserved						
0000 1xx	x	HS Mode Master Code						
1111 1xx	x	Reserved						
1111 0xx	x	10-Bit Slave Upper Byte ⁽³⁾						
		· · · · · · · · · · · · · · · · · · ·						

Note 1: The address bits listed here will never cause an address match, independent of the address mask settings.

2: Address will be Acknowledged only if GCEN = 1.

3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0			
I2CEN	_	I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC			
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN			
bit 7										
Legend:HC = Hardware Clearable bit										
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15	12CEN: 12Cx 1	Enable bit								
	1 = Enables tr	ne I2Cx module 2Cx module A	e and configure Il l ² C™ nins ar	s the SDAx and e controlled by	Di SCLX pins as	serial port pins				
hit 14	Unimplement	ted: Read as '()'	e controlled by	port functions.					
bit 13	I2CSIDL: Stor	o in Idle Mode I	oit							
	1 = Discontinu	ues module ope	eration when de	evice enters an	Idle mode					
	0 = Continues	module opera	tion in Idle mod	le						
bit 12	SCLREL: SC	Lx Release Co	ntrol bit (when o	operating as I ² 0	C Slave)					
	1 = Releases	SCLx clock								
		Lx clock low (cl	ock stretch)							
	Bit is R/W (i.e.	<u>.</u> software mav	write '0' to initi	ate stretch and	write '1' to rele	ase clock). Har	dware clear at			
	beginning of s	lave transmiss	ion. Hardware	clear at end of	slave reception					
	<u>If STREN = 0</u> Bit is R/S (i.e.,	<u>:</u> software may o	nly write '1' to rel	ease clock). Hai	rdware clear at t	beginning of slav	e transmission.			
bit 11	IPMIEN: Intell	ligent Periphera	al Management	Interface (IPM	I) Enable bit					
	1 = IPMI Supp 0 = IPMI mode	oort mode is en e is disabled	abled; all addre	esses Acknowle	edged					
bit 10	A10M: 10-Bit	Slave Address	ing bit							
	1 = I2CxADD	is a 10-bit slav	e address							
	0 = I2CxADD	is a 7-bit slave	address							
bit 9	DISSLW: Disa	able Slew Rate	Control bit							
	\perp = Slew rate 0 = Slew rate	control disable	d 1							
bit 8	SMEN: SMBu	is Input Levels	- bit							
	1 = Enables I/	O pin threshold	ds compliant wi	th SMBus spec	ification					
	0 = Disables S	SMBus input th	resholds	-						
bit 7	GCEN: Gener	ral Call Enable	bit (when opera	ating as I ² C sla	ve)					
	1 = Enables i reception	nterrupt when	a general call a	address is rece	ived in the I2C	xRSR (module	is enabled for			
	0 = General o	call address dis	abled		0					
bit 6	STREN: SCL	x Clock Stretch	Enable bit (wh	en operating as	s I ² C slave)					
	Used in conju	nction with SCI	REL bit.	hina						
	$\perp = \Box \text{ nables s}$ 0 = Disables s	software or rece	eive clock stretc	china						
	2.0001000									

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER

REGISTER 16-1: I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (When operating as I ² C master. Applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	ACKEN: Acknowledge Sequence Enable bit (When operating as I ² C master. Applicable during master receive.)
	 1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence. 0 = Acknowledge sequence not in progress
bit 3	RCEN: Receive Enable bit (when operating as I ² C master)
	 1 = Enables Receive mode for I²C. Hardware clear at end of eighth bit of master receive data byte. 0 = Receives sequence not in progress
bit 2	PEN: Stop Condition Enable bit (when operating as I ² C master)
	1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.0 = Stop condition not in progress
bit 1	RSEN: Repeated Start Condition Enabled bit (when operating as I ² C master)
	1 = Initiates R epeated Start condition on SD Ax and SC Lx pins. H ardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	SEN: Start Condition Enabled bit (when operating as I ² C master)
	 1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence. 0 = Start condition not in progress

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	—	—	—	BCL	GCSTAT	ADD10
bit 15							bit 8

R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF
bit 7							bit 0

Legend:	C = Clearable bit	HS = Hardware Settable bit	HSC = Hardware Settable, Clearable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read a	is '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ACKSTAT: Acknowledge Status bit
	1 = NACK was detected last
	0 = ACK was detected last
	Hardware set or clear at end of Acknowledge.
bit 14	TRSTAT: Transmit Status bit
	(When operating as I ² C TM master. Applicable to master transmit operation.)
	1 = Master transmit is in progress (8 bits + ACK)
	0 = Master transmit is not in progress
	Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	 1 = A bus collision has been detected during a master operation 0 = No collision
	Hardware set at detection of bus collision.
bit 9	GCSTAT: General Call Status bit
	1 = General call address was received
	0 = General call address was not received
	Hardware set when address matches general call address. Hardware clear at Stop detection.
bit 8	ADD10: 10-Bit Address Status bit
	1 = 10-bit address was matched
	0 = 10-bit address was not matched
	Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.
bit 7	IWCOL: Write Collision Detect bit
	 1 = An attempt to write the I2CxTRN register failed because the I²C module is busy 0 = No collision
	Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).
bit 6	I2COV: Receive Overflow Flag bit
	 1 = A byte was received while the I2CxRCV register is still holding the previous byte 0 = No overflow
	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D/A: Data/Address bit (when operating as I ² C slave)
	1 = Indicates that the last byte received was data
	0 = Indicates that the last byte received was device address
	Hardware clear at device address match. Hardware set by write to I2CxTRN or by reception of slave byte.

REGISTER 16-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	S: Start bit
	 1 = Indicates that a Start (or Repeated Start) bit has been detected last 0 = Start bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	R/W : Read/Write Information bit (when operating as I ² C slave)
	1 = Read – indicates data transfer is output from slave
	0 = Write – indicates data transfer is input to slave
	Hardware set or clear after reception of I ² C device address byte.
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full 0 = Transmit complete, I2CxTRN is empty
	nardware set when software whiles 120x 1 km. nardware clear at completion of data transmission.

REGISTER 16-3: I20	xMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER
--------------------	---

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
	_	—	_	—	—	AMSK9	AMSK8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
AMSK7	AMSK6	AMSK5	AMSK4	AMSK3	AMSK2	AMSK1	AMSK0
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'	

bit 15-10 Unimplemented: Read as '0'

AMSK9: AMSK0: Mask for Address Bit x Select bits

'1' = Bit is set

1 = Enable masking for bit x of incoming message address; bit match not required in this position

'0' = Bit is cleared

x = Bit is unknown

0 = Disable masking for bit x; bit match required in this position

16.5 Acknowledge Status

-n = Value at POR

bit 9-0

In both Master and Slave modes, the ACKSTAT bit is only u pdated when transmitting d ata resulting in the reception of an ACK or NACK from another device. Do not check the state of ACKSTAT when receiving data, either as a Slave or a Master. Reading ACKSTAT after receiving add ress or dat a by tes returns an i nvalid result.

17.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features
	of this group of PI C24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 21. UART" (DS39708).

The U niversal Asynchronous R eceiver T ransmitter (UART) module is one of the serial I/Omodules available in the PIC24F device family. The UART is a full-duplex asynchronous system that can communicate w ith peripheral devices, such as personal com puters, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UXCTS and UXRTS pins and also i ncludes an IrD A[®] encoder and decoder.

The primary features of the UART module are:

- Full-Duplex, 8 or 9-Bit Data Transmission through the UxTX and UxRX Pins
- Even, Odd or No Parity Options (for 8-bit data)
- One or Two Stop bits
- Hardware Flow Control Option with UxCTS and UxRTS Pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- · 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- Supports Automatic Baud Rate Detection
- · IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the U ART is shown in Figure 17-1. The UART module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- · Asynchronous Receiver



FIGURE 17-1: UART SIMPLIFIED BLOCK DIAGRAM

17.1 UART Baud Rate Generator (BRG)

The UART module in cludes a de dicated 16-bit Bau d Rate G enerator. The UxBRG r egister controls th e period of a free-running, 16-bit t imer. E quation 17-1 shows the formula for c omputation of the b aud rate with BRGH = 0.

EQUATION 17-1: UART BAUD RATE WITH BRGH = $0^{(1)}$

Baud Rate = $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG = $\frac{FCY}{16 \cdot Baud Rate} - 1$

Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

Example 17-1 shows the calculation of the baud rate error for the following conditions:

•F CY = 4 MHz

• Desired Baud Rate = 9600

The m aximum bau d ra te (BR GH = 0) pos sible i s Fcy/16 (for UxBRG = 0) and the m inimum bau d ra te possible is Fcy/(16 * 65536).

Equation 17-2 shows the formula for computation of the baud rate with BRGH = 1.

EQUATION 17-2: UART BAUD RATE WITH BRGH = $1^{(1)}$

Baud Rate = $\frac{FCY}{4 \cdot (UxBRG + 1)}$ $UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$ Note 1: Based on FCY = FOSC/2, Doze mode and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 * 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

EXAMPLE 17-1: BAUD RATE ERROR CALCULATION (BRGH = 0)⁽¹⁾

```
Desired Baud Rate = FCY/(16 (UxBRG + 1))
Solving for UxBRG value:
       UxBRG
                  = ((FCY/Desired Baud Rate)/16) - 1
       UxBRG
                  = ((400000/9600)/16) - 1
                  = 25
       UxBRG
Calculated Baud Rate= 4000000/(16 (25 + 1))
                  = 9615
Error
                  = (Calculated Baud Rate – Desired Baud Rate)
                     Desired Baud Rate
                  = (9615 - 9600)/9600
                  = 0.16\%
Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.
```

DS39881D-page 160

17.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
 - a) Write appropriate values for data, parity and Stop bits.
 - b) Write a ppropriate baud rate value t o the UxBRG register.
 - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt 2 cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
- Alternately, th e dat a by te m ay be tr ansferred while U TXEN = 0, and then th e us er m ay s et UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit i nterrupt will be generated a s p er interrupt control bit, UTXISELx.

17.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in **Section 17.2** "**Transmitting in 8-Bit Data Mode**").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt 2 cycles after being set).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

17.4 Break and Sync Transmit Sequence

The following sequence will s end a m essage fram e header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK s ets up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write ' 55h' t o U xTXREG lo ads t he Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

17.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 17.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an ov errun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the nex t ch aracter to the to p of the receive FIFO , including a new set of PERR and FERR values.

17.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with t he U ART m odule. These t wo pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and rec eption betw een t he D ata T erminal Equipment (DTE). The UEN<1:0> bits in the UxMODE register configure these pins.

17.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16 x baud clock, the y will only w ork when the BRGH bit (UxMODE<3>) is '0'.

17.7.1 EXTERNAL IrDA SUPPORT – IrDA CLOCK OUTPUT

To support external IrDA encoder and decoder devices, the B CLKx pi n (same a s t he U xRTS pi n) c an be configured to generate the 16x bau d cl ock. Wi th UEN<1:0> = 11, the BC LKx pi n will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

17.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder a nd decoder f unctionality is enabled using the IR EN bit (UxMODE<12>). Wh en enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0 ⁽³⁾	R/W-0 ⁽³⁾
UARTEN	(1)	USIDL	IREN ⁽²⁾	RTSMD		UEN1	UEN0
bit 15							bit 8
R/C-0, H	C R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL
bit 7							bit 0
Legend:		C = Clearable	bit	HC = Hardwa	re Clearable bi	t	
R = Reada	able bit	W = Writable b	oit	U = Unimplen	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
			(1)				
DIT 15		ARIX Enable bit	ADTy ning are	controlled by I			
	0 = UARTX is minimal	s disabled; all U	ARTx pins are	controlled by F	PORT latches; I	JARTx power c	consumption is
bit 14	Unimplemen	ted: Read as '0)'				
bit 13	USIDL: Stop	in Idle Mode bit					
	1 = Discontir 0 = Continue	nue module ope e module operat	ration when de	evice enters Idl de	e mode		
bit 12	IREN: IrDA®	Encoder and De	ecoder Enable	bit ⁽²⁾			
	1 = IrDA enc	oder and decod	er enabled				
	0 = IrDA enc	oder and decod	er disabled				
bit 11	RTSMD: Mod	le Selection for	UxRTS Pin bi	t			
	1 = UXRISp 0 = UXRTSr	oin in Simplex m	ode rol mode				
bit 10	Unimplemen	ted: Read as '0)'				
bit 9-8	UEN1:UEN0:	UARTx Enable	bits ⁽³⁾				
	11 = UxTX,	UxRX and BCL	Kx pins are er	abled and used	d; UxCTS pin c	ontrolled by PC	ORT latches
	10 = UxTX,	UxRX, UxCTS	and UxRTS pi	ns are enabled	and used		
	01 = UxTX,	UxRX and UxR and UxRX pips a	TS pins are er	habled and used d used: UxCTS	d; Ux <u>CTS pi</u> n c and UxRTS/B(controlled by PC	ORT latches
	latches						
bit 7	WAKE: Wake	e-up on Start Bit	Detect During	g Sleep Mode E	nable bit		
	1 = UARTx v	vill continue to s	ample the Ux	RX pin; interrup	t generated on	falling edge, b	it cleared in
	hardware	e on following ris	sing edge				
hit C			Mada Calaati	hit.			
DILO	1 = Enable I	oonback mode	wode Select	DIL			
	0 = Loopbac	k mode is disab	led				
bit 5	ABAUD: Auto	o-Baud Enable	bit				
	1 = Enable b	aud rate measu	urement on the	e next characte	r – requires re	ception of a Sy	nc field (55h);
	cleared in	n hardware upo	n completion	a manufacto d			
	0 = Baud rate	e measurement	uisabled of C	unpieted			
Note 1:	If UARTEN = 1, the Section 10.4 "Pe	he peripheral in eripheral Pin Se	puts and outp elect" for mor	uts must be cor e information.	nfigured to an a	vailable RPn p	in. See
2:	This feature is on	ly available for	the 16x BRG i	mode (BRGH =	0).		

REGISTER 17-1: UXMODE: UARTX MODE REGISTER

3: Bit availability depends on pin availability.

REGISTER 17-1: UXMODE: UARTX MODE REGISTER (CONTINUED)

- bit 4 **RXINV:** Receive Polarity Inversion bit
 - 1 = UxRX Idle state is '0'
 - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
 - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
 - 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL1:PDSEL0:** Parity and Data Selection bits
 - 11 = 9-bit data, no parity
 - 10 = 8-bit data, odd parity
 - 01 = 8-bit data, even parity
 - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
 - 1 = Two Stop bits
 - 0 = One Stop bit
- **Note 1:** If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See **Section 10.4 "Peripheral Pin Select"** for more information.
 - 2: This feature is only available for the 16x BRG mode (BRGH = 0).
 - 3: Bit availability depends on pin availability.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0, HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV	UTXISEL0	—	UTXBRK	UTXEN ⁽¹⁾	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	C = Clearable bit	HC = Hardware Clearable b	it
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13 UTXISEL1:UTXISEL0: Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift R egister; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

bit 14	UTXINV: IrDA [®] Encoder T	ransmit Polarity Inversion bit

S. T.	$\frac{\text{If IREN = 0:}}{1 = \text{UxTX Idle '0'}}$ $0 = \text{UxTX Idle '1'}$ $\frac{\text{If IREN = 1:}}{1 = \text{UxTX Idle '1'}}$ $0 = \text{UxTX Idle '1'}$ $0 = \text{UxTX Idle '0'}$
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	 1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion 0 = Sync Break transmission disabled or completed
bit 10	UTXEN: Transmit Enable bit ⁽¹⁾
	 1 = Transmit enabled, UxTX pin controlled by UARTx 0 = Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by the PORT register.
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	 1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed) 0 = Transmit Shift Register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL1:URXISEL0: Receive Interrupt Mode Selection bits
	 11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters) 10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters) 0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer. Receive buffer has one or more characters.

Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 17-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	ADDEN: Address Character Detect bit (bit 8 of received data = 1)
	1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.0 = Address Detect mode disabled
bit 4	RIDLE: Receiver Idle bit (read-only)
	1 = Receiver is Idle0 = Receiver is active
bit 3	PERR: Parity Error Status bit (read-only)
	1 = Parity error has been detected for the current character (character at the top of the receive FIFO)0 = Parity error has not been detected
bit 2	FERR: Framing Error Status bit (read-only)
	 1 = Framing error has been detected for the current character (character at the top of the receive FIFO) 0 = Framing error has not been detected
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	 1 = Receive buffer has overflowed 0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state)
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	 1 = Receive buffer has data; at least one more character can be read 0 = Receive buffer is empty

Note 1: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

REGISTER 17-3: UXTXREG: UARTX TRANSMIT REGISTER

U-x	U-x	U-x	U-x	U-x	U-x	U-x	W-x
_	—	—	_	—	—	—	UTX8
bit 15		· · ·		•			bit 8
W-x	W-x	W-x	W-x	W-x	W-x	W-x	W-x
UTX7	UTX6	UTX5	UTX4	UTX3	UTX2	UTX1	UTX0
bit 7				•			bit 0
Legend:							
R = Readable bit W = Writable bit			oit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cleared x = Bit is unknown			nown

bit 15-9 Unimplemented: Read as '0'

bit 8 UTX8: Data of the Transmitted Character bit (in 9-bit mode)

bit 7-0 UTX7:UTX0: Data of the Transmitted Character bits

REGISTER 17-4: UxRXREG: UARTx RECEIVE REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
—	—	—		—	—	—	URX8
bit 15					•	•	bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
URX7	URX6	URX5	URX4	URX3	URX2	URX1	URX0
bit 7	•	•	•		•	•	bit 0
Legend:							

Logonal			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-9 Unimplemented: Read as '0'

bit 8 URX8: Data of the Received Character bit (in 9-bit mode)

bit 7-0 URX7:URX0: Data of the Received Character bits

18.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Fa mily R eference Manual", "Section 1 3. P arallel M aster Port (PMP)" (DS39713).

The Paral lel Master Port (PMP) mo dule is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals v aries si gnificantly, t he P MP i s h ighly configurable.

Note: A number of the pins for the PMP are not present on PIC24FJ64GA004 de vices. Refer t o th e specific d evice's p inout to determine which pins are available. Key features of the PMP module include:

- Up to 16 Programmable Address Lines
- One Chip Select Line
- Programmable Strobe Options:
 - Individual Read and Write Strobes or;
 - Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
 - Address Support
 - 4-Byte Deep Auto-Incrementing Buffer
- Programmable Wait States
- · Selectable Input Voltage Levels



FIGURE 18-1: PMP MODULE OVERVIEW

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PMPEN		PSIDL	ADRMUX1 ⁽¹⁾	ADRMUX0 ⁽¹⁾	PTBEEN	PTWREN	PTRDEN
bit 15				<u> </u>		1	bit 8
·							
R/W-0	R/W-0	R/W-0 ⁽²⁾	U-0	R/W-0 ⁽²⁾	R/W-0	R/W-0	R/W-0
CSF1	CSF0	ALP	—	CS1P	BEP	WRSP	RDSP
bit 7							bit 0
							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	ented bit, reac	l as '0'	
-n = Value at	POR	'1' = Bit is se	t	'0' = Bit is clea	red	x = Bit is unkn	iown
bit 15	PMPEN: Para 1 = PMP ena 0 = PMP disa	allel Master Pc abled abled, no off-cl	ort Enable bit hip access perfo	ormed			
bit 14	Unimplemen	ted: Read as	ʻ0'				
bit 13	PSIDL: Stop	in Idle Mode b	it				
	1 = Discontir 0 = Continue	nue module op e module opera	eration when de ation in Idle mod	evice enters Idle le	mode		
DIT 12-11	<pre>ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits⁽¹⁾ 11 = Reserved 10 = All 16 bits of address are multiplexed on PMD<7:0> pins 01 = Lower 8 bits of address are multiplexed on PMD<7:0> pins, upper 3 bits are multiplexed on PMA<10:8> 00 = Address and data appears a concerts ping</pre>						
bit 10	PTBEEN: By	te Enable Port	Enable bit (16-	Bit Master mode	e)		
	1 = PMBE pc 0 = PMBE pc	ort enabled ort disabled	, ,		,		
bit 9	PTWREN: W	rite Enable Str	obe Port Enable	e bit			
	1 = PMWR/F 0 = PMWR/F	PMENB port er PMENB port di	abled sabled				
bit 8	PTRDEN: Read/Write Strobe Port Enable bit 1 = PMRD/PMWR port enabled 0 = PMRD/PMWR port disabled						
bit 7-6	CSF1:CSF0:	Chip Select F	unction bits				
	11 = Reserved 10 = PMCS1 functions as chip set 01 = Reserved 00 = Reserved						
bit 5	ALP: Addres 1 = Active-hi 0 = Active-lo	s Latch Polarit <u>;</u> gh <u>(PMALL</u> an w (PMALL and	y bit ⁽²⁾ d <u>PMALH)</u> I PMALH)				
bit 4	Unimplemen	ted: Read as	ʻ0'				
bit 3	CS1P: Chip S	Select 1 Polarit	y bit ⁽²⁾				
	1 = Active-hi 0 = Active-lo	gh <u>(PMCS1/P</u> w (PMCS1/PN	MCS1) ICS1)				
	MA<10.2> are r	not available o	n 28-nin devices				

REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER

- **Note 1:** PMA<10:2> are not available on 28-pin devices.
 - 2: These bits have no effect when their corresponding pins are used as address lines.

REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)

bit 2	BEP: Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master Mode 2 (PMMODE<9:8> = 00,01,10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master Mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master Mode 2 (PMMODE<9:8> = 00,01,10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	<u>For Master Mode 1 (PMMODE<9:8> = 11):</u> 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: PMA<10:2> are not available on 28-pin devices.

2: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
WAITB1()	WAITB0())	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1 ⁽¹⁾	WAITEO()
bit 7							bit 0
Logondi							
R - Roadable	, bit	\// = \//ritable	hit		nented hit read	l ac 'O'	
-n = Value at		'1' = Rit is set	JIL	$0^{\circ} = \text{Bit is clear}$	ared	x = Ritis unkr	NWD
bit 15	BUSY: Busy b	oit (Master mod	e onlv)				
	1 = Port is bu	isy (not useful v	when the proce	essor stall is ac	tive)		
	0 = Port is no	ot busy					
bit 14-13	IRQM1:IRQM	0: Interrupt Re	quest Mode bi	ts			
	11 = Interrup	ot generated wh	en Read Buffe	er 3 is read or V PMA<1:0>-1	Vrite Buffer 3 is	written (Buffere	ed PSP mode)
	10 = No inter	rrupt generated	l, processor sta	all activated			iiy)
	01 = Interrup	ot generated at	the end of the	read/write cycle	e		
	00 = No inter	rrupt generated					
bit 12-11		0: Increment M	ode bits	amont (Lagon)	DCD mode on		
	10 = Decrem	ient ADDR<10	0> by 1 every	read/write cycle	e e noue on	y)	
	01 = Increme	ent ADDR<10:0)> by 1 every r	ead/write cycle			
	00 = No incre	ement or decre	ment of addre	SS			
bit 10	MODE16: 8/1	6-Bit Mode bit	oria 16 hita a	read or write to	the Dete regio	tor involvoo two	9 bit transform
	0 = 8-bit mod	e: Data registe	r is 8 bits, a re	ad or write to th	ne Data registe	r invokes two	3-bit transfer
bit 9-8	MODE1:MOD	E0: Parallel Po	ort Mode Selec	t bits	0		
	11 = Master	Mode 1 (PMCS	61, PMRD/PM	WR, PMENB, F	MBE, PMA <x:< td=""><td>0> and PMD<7</td><td>':0>)</td></x:<>	0> and PMD<7	':0>)
	10 = Master	Mode 2 (PMCS	S1, PMRD, PN	IWR, PMBE, PI	MA < x:0 > and F	PMD<7:0>)	· () >)
		Parallel Slave	Port. control s	ignals (<u>PMRD</u> .	PMWR. PMCS	$\frac{D}{1}$ and PMD<7:	(>) (>)
bit 7-6	WAITB1:WAI	TB0: Data Setu	up to Read/Wr	ite Wait State C	onfiguration bi	(1)	- /
	11 = Data wa	ait of 4 Tcy; mu	Itiplexed addre	ess phase of 4	Тсү		
	10 = Data wa	ait of 3 TCY; mu	Itiplexed addre	ess phase of 3	TCY		
	01 = Data wa	ait of 2 TCY; mu	ltiplexed addre	ess phase of 2	TCY		
bit 5-2	WAITM3:WAI	TM0: Read to I	Byte Enable Si	trobe Wait State	e Configuration	bits	
	1111 = Wait o	of additional 15	Тсү		0		
		f - 11 4 - 7					
	0001 = Valt c	ditional wait cv	CY cles (operation	n forced into on	e Tcy)		
bit 1-0	WAITE1:WAI	TE0: Data Hold	After Strobe	Nait State Conf	iguration bits ⁽¹⁾)	
	11 = Wait of	4 TCY	-		-		
	10 = Wait of	3 TCY					
	$0 \perp = \text{ vvalt of } $ 0 0 = Wait of	∠ ICY 1 TCY					
		-					

REGISTER 18-2: PMMODE: Parallel Port Mode Register

Note 1: WAITB and WAITE bits are ignored whenever WAITM3:WAITM0 = 0000.

REGISTER 18-3: PMADDR: PARALLEL PORT ADDRESS REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
—	CS1		—	_		ADDR<10:8> ⁽¹)	
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADDR<7:0> ⁽¹⁾								
bit 7							bit 0	
l egend:								

Legenu.				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 15 Unimple	mented: Read as '0'			

Unimplemented. Read as 0
CS1: Chip Select 1 bit
1 = Chip select 1 is active
0 = Chip select 1 is inactive
Unimplemented: Read as '0'

bit 10-0 ADDR10: ADDR0: Parallel Port Destination Address bits⁽¹⁾

Note 1: PMA<10:2> are not available on 28-pin devices.

REGISTER 18-4: PMAEN: PARALLEL PORT ENABLE REGISTER

U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0
—	PTEN14	—	—	—	PTEN10 ⁽¹⁾	PTEN9 ⁽¹⁾	PTEN8 ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN7 ⁽¹⁾	PTEN6 ⁽¹⁾	PTEN5 ⁽¹⁾	PTEN4 ⁽¹⁾	PTEN3 ⁽¹⁾	PTEN2 ⁽¹⁾	PTEN1	PTEN0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14	PTEN14: PMCS1 Strobe Enable bit
	1 = PMCS1 functions as chip select0 = PMCS1 pin functions as port I/O
bit 13-11	Unimplemented: Read as '0'
bit 10-2	PTEN10:PTEN2: PMP Address Port Enable bits ⁽¹⁾
	1 = PMA<10:2> function as PMP address lines0 = PMA<10:2> function as port I/O
bit 1-0	PTEN1:PTEN0: PMALH/PMALL Strobe Enable bits
	 1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL 0 = PMA1 and PMA0 pads functions as port I/O

Note 1: PMA<10:2> are not available on 28-pin devices.

REGISTER 18-5: PMSTAT: PARALLEL PORT STATUS REGISTER

R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0			
IBF	IBOV		—	IB3F	IB2F	IB1F	IB0F			
bit 15							bit 8			
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1			
OBE	OBUF		—	OB3E	OB2E	OB1E	OB0E			
bit 7				•		-	bit 0			
Legend:		HS = Hardwa	re Set bit							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own			
bit 15	IBF: Input Bu	ffer Full Status	bit							
	1 = All writab	le input buffer r	egisters are fu	II • •						
	0 = Some or	all of the writat	le input buffer	registers are el	mpty					
bit 14	IBOV: Input B	Butter Overflow	Status bit			1				
	1 = A write at 0 = No overfl	ttempt to a full i	nput byte regis	ster occurred (n	nust be cleared	in soπware)				
bit 13-12	Unimplemen	ted: Read as '	ז'							
bit 11-8	IB3F:IB0F Int	out Buffer x Sta	tus Full bits							
bit II 0	1 = Input buff	fer contains dat	a that has not	been read (rea	dina buffer will	clear this bit)				
	0 = Input buf	fer does not co	ntain any unrea	ad data		oloar the bity				
bit 7	OBE: Output	Buffer Empty S	tatus bit							
	1 = All reada	ble output buffe	er registers are	empty						
	0 = Some or	all of the reada	ble output buff	er registers are	e full					
bit 6	OBUF: Outpu	it Buffer Underf	low Status bits							
	1 = A read or 0 = No under	 1 = A read occurred from an empty output byte register (must be cleared in software) 0 = No underflow occurred 								
bit 5-4	Unimplemen	ted: Read as ')'							
bit 3-0	OB3E:OB0E	Output Buffer >	Status Empty	bits						
	1 = Output bi	uffer is empty (writing data to t	the buffer will c	lear this bit)					
	0 = Output bu	0 = Output buffer contains data that has not been transmitted								

REGISTER 18-6: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

11-0	11-0	11-0	11-0	11-0	11-0	11-0	LI-0
0-0	0-0	0-0	0-0	0-0	0-0	0-0	0-0
							—
bit 15							bit 8
11-0	11_0	11_0	11_0		11_0		

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	_	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0

Legend:

Legena:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

- bit 1 RTSECSEL: RTCC Seconds Clock Output Select bit⁽¹⁾ 1 = RTCC seconds clock is selected for the RTCC pin 0 = RTCC alarm pulse is selected for the RTCC pin
- bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit
 - 1 = PMP module uses TTL input buffers
 - 0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.

FIGURE 18-2: LEGACY PARALLEL SLAVE PORT EXAMPLE



FIGURE 18-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE



TABLE 18-1: SLAVE MODE ADDRESS RESOLUTION

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2)	PMDIN2<7:0> (2)
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)

FIGURE 18-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)



FIGURE 18-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)

PIC24F	PMA<10:8> PMD<7:0> PMA<7:0>	
		Address Bus
		Multiplexed ———— Data and Address Bus
		Control Lines

FIGURE 18-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, SINGLE CHIP SELECT)







FIGURE 18-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION



FIGURE 18-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION



Address Bus _____ Data Bus _____ Control Lines _____

FIGURE 18-10: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 8-BIT DATA)



FIGURE 18-11: PARALLEL EEPROM EXAMPLE (UP TO 11-BIT ADDRESS, 16-BIT DATA)



FIGURE 18-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)



19.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Fa mily R eference Manual"*, "Section 29. R eal-Time Clock and Calendar (RTCC)" (DS39696).





19.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- Alarm Value Registers

19.1.1 REGISTER MAPPING

To I imit the register i nterface, the RTCC T imer and Alarm T ime registers a re ac cessed t hrough corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) t o s elect t he desired T imer register pair (see Table 19-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SEC-ONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 19-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
00	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	_	YEAR			

The Ala rm V alue regi ster w indow (ALR MVALH and ALRMVALL) us est he ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 19-2).

By writing the ALR MVALH by te, the AI arm Pointer value, ALR MPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALR MSEC value will be ac cessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

EXAMPLE 19-1: SETTING THE RTCWREN BIT

```
asm volatile("push w7");
asm volatile("push w8");
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13"); //set the RTCWREN bit
asm volatile("pop w8");
asm volatile("pop w7");
```

TABLE 19-2:ALRMVAL REGISTERMAPPING

ALRMPTR	Alarm Value Register Window			
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>		
00	ALRMMIN	ALRMSEC		
01	ALRMWD	ALRMHR		
10	ALRMMNTH	ALRMDAY		
11	_			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and
	not write operations.

19.1.2 WRITE LOCK

In order to p erform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 19-1).

Note: To avoid accidental writes to the timer, it is recommended that the R TCWREN bit t (RCFGCAL<13>) is kept clear at an y other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window al lowed between the 55h/AA sequence and the setting of RTCWREN; therefore, it is r ecommended that c ode follow the procedure in Example 19-1.

19.1.3 RTCC CONTROL REGISTERS

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN ⁽²⁾	—	RTCWREN	RTCSYNC	HALFSEC ⁽³⁾	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7 | CAL6 | CAL5 | CAL4 | CAL3 | CAL2 | CAL1 | CAL0 |
| bit 7 | | | | | | | bit 0 |

Legend: W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15	RTCEN: RTCC Enable bit ⁽²⁾				
	1 = RTCC module is enabled0 = RTCC module is disabled				
bit 14	Unimplemented: Read as '0'				
bit 13	RTCWREN: RTCC Value Registers Write Enable bit 1 = RTCVALH and RTCVALL registers can be written to by the user 0 = RTCVALH and RTCVALL registers are locked out from being written to by the user				
bit 12	 RTCSYNC: RTCC Value Registers Read Synchronization bit 1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid. 0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple 				
bit 11	 HALFSEC: Half-Second Status bit⁽³⁾ 1 = Second half period of a second 0 = First half period of a second 				
bit 10	RTCOE: RTCC Output Enable bit 1 = RTCC output enabled 0 = RTCC output disabled				
bit 9-8	RTCPTR1:RTCPTR0: RTCC Value Register Window Pointer bits Points to the corresponding RTCC Value registers when reading the RTCVALH and RTCVALL regis- ters; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'. <u>RTCVAL<15:8>:</u> 00 = MINUTES 01 = WEEKDAY 10 = MONTH 11 = Reserved <u>RTCVAL<7:0>:</u> 00 = SECONDS 01 = HOURS 10 = DAY 11 = YEAR				
Note 1:	The RCFGCAL register is only affected by a POR.				

- 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
- 3: This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 19-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER⁽¹⁾

bit 7-0 CAL7:CAL0: RTC Drift Calibration bits

- 01111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute
 - 01111111 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute
 - 00000000 = No adjustment

...

11111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute

10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- **Note 1:** The RCFGCAL register is only affected by a POR.
 - 2: A write to the RTCEN bit is only allowed when RTCWREN = 1.
 - **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

REGISTER 19-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	RTSECSEL ⁽¹⁾	PMPTTL
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplemented bit, read as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
bit 15-2	Dit 15-2 Unimplemented: Read as '0'						
				(1)			

bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit ¹¹
	1 = RTCC seconds clock is selected for the RTCC pin
	0 = RTCC alarm pulse is selected for the RTCC pin
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL) bit needs to be set.
	DANA	DANG		DANG	D 444 0		
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		R/W-0
	CHIME	AMASK3	AMASK2	AMASK1	AMASKU	ALRMP1R1	ALRMPTR0
DIT 15							DIT 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7							bit 0
<u> </u>							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	ALRMEN: Ala	arm Enable bit					
	1 = Alarmis	enabled (clear	ed a utomatica	lly after an ala	rm event whe	never AR PT<7	:0> = 00h and
	0 = Alarm is 0	i 0) disabled					
bit 14	CHIME: Chim	ne Enable bit					
	1 = Chime is	enabled; ARP	r<7:0> bits are	allowed to roll	over from 00h	to FFh	
	0 = Chime is	disabled; ARP	T<7:0> bits sto	op once they rea	ach 00h		
bit 13-10	AMASK3:AM	IASK0: Alarm N	Aask Configura	ation bits			
	0000 = Ever	y half second					
	0001 = Ever	y second					
	0011 = Ever	y minute					
	0100 = Ever	y 10 minutes					
	0101 = Ever	y hour					
	0110 = Onco	e a uay e a week					
	1000 = Once	e a month					
	1001 = Once	e a year (excep	t when configu	red for Februa	ry 29th, once e	every 4 years)	
	101x = Rest	erved – do not i erved – do not i	JSE				
bit 9-8	ALRMPTR1:	ALRMPTRO: A	arm Value Red	nister Window F	Pointer bits		
	Points to the	corresponding A	Alarm Value reg	gisters when rea	ading ALRMVA	LH and ALRM	VALL registers;
	the ALRMPTF	R<1:0> value de	ecrements on e	every read or wri	ite of ALRMVA	LH until it reach	າຮ '00'.
	ALRMVAL<1	<u>5:8>:</u> INI					
	01 = ALRMW	/D					
	10 = ALRMM	NTH					
	11 = Unimple	emented					
	ALRMVAL<7:	<u>0>:</u> EC					
	$01 = \mathbf{A} \mathbf{R} \mathbf{M} \mathbf{H}$	R					
	10 = ALRMD	AY					
	11 = Unimple	emented					
bit 7-0	ARPT7:ARP	T0: Alarm Repe	at Counter Val	lue bits			
	11111111 =	Alarm will repe	eat 255 more ti	imes			
	 00000000 =	Alarm will not	repeat				
	The counter of	decrements on	any alarm eve	ent. The counte	r is prevented	from rolling ov	er from 00h to
	FFh unless C	HIME = 1.					

REGISTER 19-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

19.1.4 RTCVAL REGISTER MAPPINGS

REGISTER 19-4: YEAR: YEAR VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-x |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7 | | | | | | | bit 0 |

Legend:

Logona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-4 **YRTEN3:YRTEN0:** Binary Coded Decimal Value of Year's Tens Digit; Contains a value from 0 to 9

bit 3-0 **YRONE3: YRONE0:** Binary Coded Decimal Value of Year's Ones Digit; Contains a value from 0 to 9

Note 1: A write to the YEAR register is only allowed when RTCWREN = 1.

REGISTER 19-5: MTHDY: MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	l as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of '0' or '1'

- bit 11-8 MTHONE3:MTHONE0: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9 bit 7-6 Unimplemented: Read as '0'
- bit 5-4 DAYTEN1:DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3
- bit 3-0 DAYONE3: DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-6:	WKDYHR: WEEKDAY AND HOURS VALUE REGISTER ⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7	•		•				bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2
bit 3-0	HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12	MINTEN2: MINTEN0: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8	MINONE3: MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0	SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

19.1.5 ALRMVAL REGISTER MAPPINGS

REGISTER 19-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of '0' or '1'

bit 11-8 MTHONE3:MTHONE0: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9 bit 7-6 Unimplemented: Read as '0'

bit 5-4 DAYTEN1: DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3

bit 3-0 DAYONE3: DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

REGISTER 19-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—		—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 **Unimplemented:** Read as '0'

bit 10-8 WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6

bit 7-6 Unimplemented: Read as '0'

bit 5-4 HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2

bit 3-0 HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9

Note 1: A write to this register is only allowed when RTCWREN = 1.

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
_	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

REGISTER 19-10: ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as 'O'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN2: MINTEN0: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8	MINONE3: MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN2: SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0	SECONE3: SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

19.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses and sto ring the value i nto the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user m ust f ind t he error of t he 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute.

EQUATION 19-1:

(Ideal Frequency[†] – Measured Frequency) * 60 = Clocks per Minute

† Ideal frequency = 32,768 Hz

3. a) If the oscillator is faster then ideal (negative result form step 2), the RCFGCAL register value needs to be negative. This causes the specified number of c lock pulses to be su btracted from the timer counter once every minute.

b) If the oscillator is slower then ideal (positive result from step 2) the RCFGCAL register value needs to be positive. This causes the specified number of c lock pulses to be su btracted from the timer counter once every minute.

 Divide the number of error clocks per minute by 4 to get th e c orrect CAL value and I oad th e RCFGCAL register with the correct value.

(Each 1-bit increment in CAL adds or subtracts 4 pulses).

Writes to the I ower half of the R CFGCAL register should on ly occur when the timer is turn ed of f, or immediately after the rising edge of the seconds pulse.

Note: It is up to the user to include in the error value the ini tial error of the crystal, drift due to temperature and drift due to crystal aging.

19.3 Alarm

- · Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>, Register 19-3)
- One-time alarm and repeat alarm options available

19.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is is sued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Fi gure 19-2, the interval selection of the alarm is c onfigured through the AMASK bit s (ALCFGRPT<13:10>). These bits determine which and how m any digits of the alarm must m atch the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs once the alarm is enabled is stored in the ARPT bits, ARPT7:ARPT0 (ALCFGRPT<7:0>). When the value of the AR PT bits equals 0 0h and th e C HIME b it (ALCFGRPT<14>) is c leared, the repeat function is disabled and only a single alarm will occur. The alarm can b e repe ated up to 255 ti mes by loa ding ARPT7:ARPT0 with FFh.

FIGURE 19-2: ALARM MASK SETTINGS

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the a larm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

19.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of th e alarm. Thi s ou tput is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Alarm Mask Setting (AMASK3:AMASK0)	Day of the Week	Month Day	Hours Minutes Seconds
0000 – Every half second 0001 – Every second			
0010 – Every 10 seconds			
0011 – Every minute			
0100 – Every 10 minutes			
0101 – Every hour			
0110 – Every day			h h ; m m ; s s
0111 – Every week	d		h h ; m m ; s s
1000 – Every month		/ d_ d	h h ; m m ; s s
1001 – Every year ⁽¹⁾		m m / d d	h h : m m : s s
Note 1: Annually, except when co	nfigured fo	or February 29.	

20.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Fa mily R eference Manual", "Section 3 0. Pr ogrammable C yclic Redundancy Check (CRC)" (DS39714).

The programmable CRC generator offers the following features:

- · User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the CRCXOR (X<15:1>) bits and the CRCCON (PLEN3:PLEN0) bits, respectively.

Consider the CRC equation:

$x^{16} + x^{12} + x^5 + 1$

To p rogram this p olynomial into the CRC g enerator, the CRC r egister b its sh ould be set a s sh own i n Table 20-1.

TABLE 20-1:	EXAMPLE	CRC SETUP
-------------	---------	------------------

Bit Name	Bit Value
PLEN3:PLEN0	1111
X<15:1>	00010000010000

Note that for the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the equation. The 0 bit required by the equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0 bit or the 16th bit.

The topology of a standard CRC generator is shown in Figure 20-2.



FIGURE 20-1: CRC SHIFTER DETAILS





20.1 User Interface

20.1.1 DATA INTERFACE

To start se rial sh ifting, a ' 1' m ust be w ritten to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (PLEN<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

data[5:0] = crc_input[5:0]

data[7:6] = `bxx

Once data is written i nto the CRCWDAT M Sb (a s defined b y P LEN), t he value of t he V WORD bits (CRCCON<12:8>) i ncrements b y o ne. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 a nd VW ORD > 0. When the M Sb is shifted out, VWO RD decrements b y on e. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a gi ven value of PLE N, it will t ake (PLEN + 1) * VWORD nu mber of cl ock cy cles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words al ready written into a FIFO , the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to g et th e co rrect CRC re ading, i t will b e necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CR CFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no inte rrupt will be gen erated (Se e Section 20.1.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

20.1.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

20.2 Operation in Power Save Modes

20.2.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

20.2.2 IDLE MODE

To c ontinue full m odule op eration i n ld le m ode, th e CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on , ev en th ough th e m odule c locks a re n ot available.

20.3 Registers

There are four registers used to control programmable CRC operation:

- CRCCON
- CRCXOR
- CRCDAT
- CRCWDAT

REGISTER 20-1: CRCCON: CRC CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8
R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	ODOMDT		00000				

URGFUL		CRUGU	FLEINS	FLEINZ	FLEINI	FLEINU
bit 7						bit 0
Legend:						

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-8	VWORD4:VWORD0: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN3:PLEN0 > 7, or 16 when PLEN3:PLEN0 \leq 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full 0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = CRC serial shifter turned off
bit 3-0	PLEN3:PLEN0: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
X15	X14	X13	X12	X11	X10	X9	X8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
X7	X6	X5	X4	X3	X2	X1	_
bit 7	-						bit 0
-							
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	

'0' = Bit is cleared

x = Bit is unknown

REGISTER 20-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER

bit 15-1 **X15:X1:** XOR of Polynomial Term Xⁿ Enable bits

'1' = Bit is set

bit 0 Unimplemented: Read as '0'

-n = Value at POR

21.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 17. 10-Bit A/D Converter" (DS39705).

The 1 0-bit A/ D Converter h as the fol lowing key features:

- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- · Up to 13 analog input pins
- External voltage reference input pins
- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- Four result alignment options
- · Operation during CPU Sleep and Idle modes

Depending on the particular device pinout, the 10-bit A/D Converter can have up to three analog input pins, designated AN0 through AN12. In addition, there are two a nalog input pins for external voltage reference connections. The se voltage reference inputs may be shared with other analog input pins. The actual number of an alog i nput pins and external voltage reference input configuration will depend on the specific device.

A block di agram of t he A/D C onverter is shown in Figure 21-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
 - a) Select port pi ns as analog in puts (AD1PCFG<15:0>).
 - b) Select v oltage reference so urce to m atch expected range o n a nalog in puts (AD1CON2<15:13>).
 - c) Select the ana log conversion cl ock to match d esired dat a rat e w ith pro cessor clock (AD1CON3<7:0>).
 - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
 - e) Select how co nversion results are presented in the buffer (AD1CON1<9:8>).
 - f) Select interrupt rate (AD1CON2<5:2>).
 - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure A/D interrupt (if required):
 - a) Clear the AD1IF bit.
 - b) Select A/D interrupt priority.



FIGURE 21-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

REGISTER 21-1:	AD1CON1: A/D CONTROL REGISTER 1
----------------	---------------------------------

R/W-0	U-0	R/C-0	U-0	U-0	U-0	R/W-0	R/W-0
ADON	—	ADSIDL	—	—	—	FORM1	FORM0
bit 15							bit 8

R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0, HCS	R/W-0, HCS
SSRC2	SSRC1	SSRC0	—	—	ASAM	SAMP	DONE
bit 7							bit 0

Legend:	C = Clearable bit	HCS = Hardware Clearable/	Settable bit
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ADON: A/D Operating Mode bit 1 = A/D Converter module is operating 0 = A/D Converter is off
bit 14	Unimplemented: Read as '0'
bit 13	ADSIDL: Stop in Idle Mode bit
	 1 = Discontinue module operation when device enters Idle mode 0 = Continue module operation in Idle mode
bit 12-10	Unimplemented: Read as '0'
bit 9-8	FORM1:FORM0: Data Output Format bits 11 = Signed fractional (sddd ddd0 0000) 10 = Fractional (dddd ddd0 0000) 01 = Signed integer (ssss sssd dddd dddd) 00 = Integer (0000 00dd dddd dddd)
bit 7-5	<pre>SSRC2:SSRC0: Conversion Trigger Source Select bits 111 = Internal counter ends sampling and starts conversion (auto-convert) 110 = Reserved 10x = Reserved 011 = Reserved 010 = Timer3 compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion 000 = Clearing SAMP bit ends sampling and starts conversion</pre>
bit 4-3	Unimplemented: Read as '0'
bit 2	 ASAM: A/D Sample Auto-Start bit 1 = Sampling begins immediately after last conversion completes. SAMP bit is auto-set. 0 = Sampling begins when SAMP bit is set
bit 1	SAMP: A/D Sample Enable bit 1 = A/D sample/hold amplifier is sampling input 0 = A/D sample/hold amplifier is holding
bit 0	DONE: A/D Conversion Status bit 1 = A/D conversion is done 0 = A/D conversion is NOT done

REGISTER 21-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	—	—	CSCNA	—	—
bit 15							bit 8

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13

VCFG2:VCFG0: Voltage Reference Configuration bits

VCFG2:VCFG0	VR+	VR-
000	AVDD*A	Vss*
001	External VREF+ pin	AVss*
010	AVDD*E	xternal VREF- pin
011	External VREF+ pin	External VREF- pin
lxx	AVDD*A	Vss*

*A VDD and AVss inputs are tied to VDD and Vss on 28-pin devices.

k

bit 12-11	Unimplemented: Read as '0'
bit 10	CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Input Multiplexer Setting bit 1 = Scan inputs 0 = Do not scan inputs
bit 9-8	Unimplemented: Read as '0'
bit 7	BUFS: Buffer Fill Status bit (valid only when BUFM = 1)
	 1 = A/D is currently filling buffer 08-0F, user should access data in 00-07 0 = A/D is currently filling buffer 00-07, user should access data in 08-0F
bit 6	Unimplemented: Read as '0'
bit 5-2	SMPI3:SMPI0: Sample/Convert Sequences Per Interrupt Selection bits
	1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence1110 = Interrupts at the completion of conversion for each 15th sample/convert sequence
	 0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence 0000 = Interrupts at the completion of conversion for each sample/convert sequence
bit 1	BUFM: Buffer Mode Select bit
	 1 = Buffer configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>) 0 = Buffer configured as one 16-word buffer (ADC1BUFn<15:0>)
bit 0	ALTS: Alternate Input Sample Mode Select bit
	 1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples 0 = Always uses MUX A input multiplexer settings

REGISTER 21-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	—	—	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 | | | | | | | bit 0 |

Legend:				
R = Readable	bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at I	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	ADRC: A/D C	onversion Clock Source bit		
	1 = A/D inter	nal RC clock		
	0 = Clock der	rived from system clock		
bit 14-13	Unimplemen	ted: Read as '0'		
bit 12-8	SAMC4:SAM	C0: Auto-Sample Time bits		
	11111 = 31 T	AD		
	• • • • •			
	00001 = 1 TA	D		
	00000 = 0 TA	D (not recommended)		
bit 7-0	ADCS7:ADC	S0: A/D Conversion Clock Se	lect bits	
	11111111			
	••••• = Re	eserved		
	01000000			
	00111111 = 0	64 • ICY		
	0000001 =	2 • Toy		
	000000000000000000000000000000000000	Тсу		

R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB			_	CH0SB3 ^(1,2)	CH0SB2 ^(1,2)	CH0SB1 ^(1,2)	CH0SB0 ^(1,2)
bit 15							bit 8
·							
R/W-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA	· -		—	CH0SA3 ^(1,2)	CH0SA2 ^(1,2)	CH0SA1 ^(1,2)	CH0SA0 ^(1,2)
bit 7							bit 0
r							
Legend:							
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown
bit 15	CH0NB: Char 1 = Channel (0 = Channel (nnel 0 Negative) negative inpu) negative inpu	e Input Select f t is AN1 t is VR-	or MUX B Multi	plexer Setting	bit	
bit 14-12	Unimplemen	ted: Read as '	כ'				
bit 11-8	CH0SB3:CH0 1111 = Chani 1100 = Chani 1011 = Chani 0001 = Chani 0000 = Chani	DSB0: Channel nel 0 positive ir nel 0 positive ir nel 0 positive ir nel 0 positive ir nel 0 positive ir	0 Positive Inpu nput is AN15 (b nput is AN12 nput is AN11 nput is AN1 nput is AN1	ut Select for ML pand gap voltag	JX B Multiplexe e reference)	er Setting bits ⁽	,2)
bit 7	CH0NA: Char 1 = Channel (0 = Channel (nnel 0 Negative) negative inpu) negative inpu	e Input Select f t is AN1 t is VR-	or MUX A Multi	plexer Setting	bit	
bit 6-4	Unimplemen	ted: Read as ')')				
bit 3-0	CH0SA3:CH0	SA0: Channel	0 Positive Inp	ut Select for ML	JX A Multiplexe	er Setting bits ⁽¹	,2)
	<pre>1111 = Channel 0 positive input is AN15 (band gap voltage reference) 1100 = Channel 0 positive input is AN12 1011 = Channel 0 positive input is AN11</pre>						
	0001 = Chan 0000 = Chan	nel 0 positive ir nel 0 positive ir	nput is AN1 nput is AN0				
Note 1:	Combinations '11	01' and '1110'	are unimplem	ented; do not u	se.		

REGISTER 21-4: AD1CHS: A/D INPUT SELECT REGISTER

2: Analog channels AN6, AN7 and AN8 are unavailable on 28-pin devices; do not use.

REGISTER 21-5: AD1PCFG: A/D PORT CONFIGURATION REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	—	—	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8 ⁽¹⁾
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7 ⁽¹⁾	PCFG6 ⁽¹⁾	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 PCFG15: Analog Input Pin Configuration Control bits

- 1 = Band gap voltage reference is disabled
- 0 = Band gap voltage reference enabled
- bit 14-13 Unimplemented: Read as '0'
- PCFG12:PCFG0: Analog Input Pin Configuration Control bits⁽¹⁾ bit 12-0
 - 1 = Pin for corresponding analog channel is configured in Digital mode; I/O port read enabled
 - 0 = Pin configured in Analog mode; I/O port read disabled, A/D samples pin voltage
- Note 1: Analog channels AN6, AN7 and AN8 are unavailable on 28-pin devices; leave these corresponding bits set.

REGISTER 21-6: AD1CSSL: A/D INPUT SCAN SELECT REGISTER

R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL15	—	—	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8 ⁽¹⁾
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL7 ⁽¹⁾	CSSL6 ⁽¹⁾	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown		nown	
-							

bit 15 CSSL15: Band Gap Reference Input Pin Scan Selection bits 1 = Band gap voltage reference channel selected for input scan 0 = Band gap voltage reference channel omitted from input scan bit 14-13 Unimplemented: Read as '0' bit 12-0 CSSL12:CSSL0: A/D Input Pin Scan Selection bits⁽¹⁾ 1 = Corresponding analog channel selected for input scan 0 = Analog channel omitted from input scan

Analog channels AN6, AN7 and AN8 are unavailable on 28-pin devices; leave these corresponding bits Note 1: cleared.

EQUATION 21-1: A/D CONVERSION CLOCK PERIOD⁽¹⁾

$$TAD = TCY \cdot (ADCS + 1)$$

 $ADCS = \frac{TAD}{TCY} - 1$

Note 1: Based on Tcy = 2 * Tosc; Doze mode and PLL are disabled.

FIGURE 21-2: 10-BIT A/D CONVERTER ANALOG INPUT MODEL





NOTES:

22.0 COMPARATOR MODULE

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Fa mily R eference Manual"*, **"Section 16. O utput C ompare"** (DS39706).

FIGURE 22-1: COMPARATOR I/O OPERATING MODES



R/\\/_0	[J_0	R/C-0	R/C-0	R///-0	R/\\/_0	R/\\/_0	R/W/-0
CMIDI		C2FVT	C1FVT	C2FN	C1FN	C20LITEN(1)	C10LITEN(2)
bit 15		OZEVI	OILVI	OZEN	OTEN	OZOUTEN	bit 8
R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
C2OUT	C10UT	C2INV	C1INV	C2NEG	C2POS	C1NEG	C1POS
bit 7		•					bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	lown
L:4 / C		in Idle Mede bi					
DIT 15	1 = When de	in idle Mode bi	[mode modul	e does not gen	orato interrunt	s: module is still	enabled
	0 = Continue	normal module	operation in	Idle mode			enableu
bit 14	Unimplemen	ted: Read as 'd)'				
bit 13	C2EVT: Comp	parator 2 Event					
	1 = Compara	tor output chan	ged states				
h# 40	0 = Compara	itor output did n	ot change sta	tes			
DIT 12	1 = Compara	parator 1 Event	and states				
	0 = Compara	itor output chan	ot change sta	tes			
bit 11	C2EN: Compa	arator 2 Enable	-				
	1 = Compara	tor is enabled					
	0 = Compara	itor is disabled					
bit 10	C1EN: Compare	arator 1 Enable					
	1 = Compara0 = Compara	itor is disabled					
bit 9	C2OUTEN: C	omparator 2 O	utput Enable ⁽¹)			
	1 = Compara	tor output is dri	ven on the ou	tput pad			
hit 8		comparator 1 O	utput Enable ⁽²				
DIL O	1 = Compara	itor output is dri	ven on the ou	tput pad			
	0 = Compara	itor output is no	t driven on the	e output pad			
bit 7	C2OUT: Com	parator 2 Outpu	ut bit				
	When C2INV	= 0:					
	1 = 02 W + 3	< C2 VIN-					
	When C2INV	<u>= 1:</u>					
	0 = 0 W+ :	> C2 VIN-					
hit 6	1 = 2 W + 4	< CZ VIN-	ıt hit				
DILO	When C1INV						
	1 = C W+ :	> C1 VIN-					
	$0 = \mathbf{C} \mathbf{W} + \mathbf{W}$	< C1 VIN-					
	$\frac{\text{VVhen C1INV}}{0 = (1 \text{ VV} + 1)}$	<u>= 1:</u> > C1 VIN-					
	1 = 0 W + 4	< C1 VIN-					

REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER

REGISTER 22-1: CMCON: COMPARATOR CONTROL REGISTER (CONTINUED)

bit 5	C2INV: Comparator 2 Output Inversion bit 1 = C2 output inverted 0 = C2 output not inverted
bit 4	C1INV: Comparator 1 Output Inversion bit
	1 = C1 output inverted 0 = C1 output not inverted
bit 3	C2NEG: Comparator 2 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN- See Figure 22-1 for the Comparator modes
bit 2	C2POS: Comparator 2 Positive Input Configure bit
	 1 = Input is connected to VIN+ 0 = Input is connected to CVREF See Figure 22-1 for the Comparator modes.
bit 1	C1NEG: Comparator 1 Negative Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to VIN- See Figure 22-1 for the Comparator modes.
bit 0	C1POS: Comparator 1 Positive Input Configure bit
	1 = Input is connected to VIN+
	0 = Input is connected to CVREF
	See Figure 22-1 for the Comparator modes.

- Note 1: If C2OUTEN = 1, the C2OUT peripheral output must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.
 - 2: If C1OUTEN = 1, the C1OUT peripheral output must be configured to an available RPn pin. See Section 10.4 "Peripheral Pin Select" for more information.

NOTES:

23.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 20. Comparator Voltage Reference Module" (DS39709).

23.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (R egister 23-1). The comparator voltage r eference provides t wo r anges o f o utput

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps s elected b yt he C VREF Sele ction bit s (CVR3:CVR0), with one range offering finer resolution.

The comparator reference su pply voltage c an come from either V DD and V SS, or the external V REF+ and VREF-. The voltage source is selected by the C VRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the C VREF output.



FIGURE 23-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	_	—	—	—	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVROE	CVRR	CVRSS	CVR3	CVR2	CVR1	CVR0
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 15-8	Unimplemen	ted: Read as ')'				
bit 7	CVREN: Con	nparator Voltage	e Reference E	nable bit			
	1 = ØREF Ci	rcuit powered o	on Journ				
bit 6		ncuit powered (iuwii Jutaut Eachla	hit			
		niparator VREF (
	0 = CVREF VC	oltage level is d	isconnected from	om CVREF pin			
bit 5	CVRR: Comp	arator VREF Ra	inge Selection	bit .			
	1 =C VRSRC	range should b	e 0 to 0.625 C	VRSRC with CVF	RSRC/24 step s	ize	
	0 =C VRSRC	range should b	e 0.25 to 0.719	OVRSRC with	CVRSRC/32 ste	p size	
bit 4	CVRSS: Com	nparator VREF S	Source Selectic	on bit			
	1 = Compara	ator reference s	ource CVRSRC	= VREF+ - VRE	F-		
h # 2 0		tor reference s		= AVDD - AVSS		40	
DIC 3-0			REF value Sele	$CUON U \leq CVR3$	$SCVRU \leq 15 DI$	IS	
	CVREF = (CV)	<u>⊥.</u> R<3:0>/ 24) ● ('	CVRSRC)				
	When CVRR	<u>= 0:</u>	,				
	CVREF = 1/4	• (CVRSRC) + (0	CVR<3:0>/32)	• (CVRSRC)			

REGISTER 23-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

24.0 SPECIAL FEATURES

- Note: This data sheet summarizes the features of this group of PI C24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual":
 Section 9. "Watchdog Timer (WDT)" (DS39697)
 - Section 32 "High-LeveDevice Integration"(DS39719)
 - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ64GA004 f amily de vices in clude sev eral features intended to maximize application flexibility and reliability, and mi nimize co st thro ugh elimination of external components. These are:

- Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

24.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A com plete list is shown in Table 24-1. A detailed explanation of the various bit functions is provided in R egister 24-1 through Register 24-4.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh) which can only be accessed using table reads and table writes.

24.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ64GA004 FAMILY DEVICES

In PIC24FJ64GA004 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the tw o w ords at th e to p of the o n-chip pro gram memory sp ace, k nown as the Flash C onfiguration Words. Their specific lo cations ar e sh own in Table 24-1. The se are p acked r epresentations of th e actual d evice C onfiguration bi ts, w hose ac tual locations are distributed among five locations in configuration space. The configuration data is automatically loaded from the FI ash Configuration W ords to the proper Configuration registers during device Resets.

Note: Configuration data is reloaded on all types of device Resets.

TABLE 24-1:FLASH CONFIGURATION
WORD LOCATIONS FOR
PIC24FJ64GA004 FAMILY
DEVICES

Device	Configura Addr	ition Word esses		
	1	2		
PIC24FJ16GA	002BFEh	002BFCh		
PIC24FJ32GA	0057FEh	0057FCh		
PIC24FJ48GA	0083FEh	0083FCh		
PIC24FJ64GA	00ABFEh 00ABFCh			

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The C onfiguration bits are reloaded from the Fl ash Configuration Word on any device Reset.

The upper byte of both Flash Configuration Words in program memory should always be '1111 1111'. This makes them app ear to be NOP ins tructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the c orresponding I ocations, w riting '1's to t hese locations has no effect on device operation.

REGISTER 24-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

r-x	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1	R/PO-1
r	JTAGEN	GCP	GWRP	DEBUG	r	ICS1	ICS0
bit 15							bit 8

R/PO-1R	/PO-1	U-1	R/PO-1R	/PO-1R	/PO-1R	/PO-1R	/PO-1
FWDTEN	WINDIS	—	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read	l as '0'
-n = Value when device is ur	iprogrammed	'1' = Bit is set	'0' = Bit is cleared

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit
	1 = JTAG port is enabled 0 = JTAG port is disabled
bit 13	GCP: General Segment Program Memory Code Protection bit
	1 = Code protection is disabled0 = Code protection is enabled for the entire program memory space
bit 12	GWRP: General Segment Code Flash Write Protection bit
	1 = Writes to program memory are allowed
	0 = Writes to program memory are disabled
bit 11	DEBUG: Background Debugger Enable bit
	1 = Device resets into Operational mode0 = Device resets into Debug mode
bit 10	Reserved: Always maintain as '1'
bit 9-8	ICS1:ICS0: Emulator Pin Placement Select bits
	11 = Emulator EMUC1/EMUD1 pins are shared with PGC1/PGD1 10 = Emulator EMUC2/EMUD2 pins are shared with PGC2/PGD2 01 = Emulator EMUC3/EMUD3 pins are shared with PGC3/PGD3 00 = Reserved; do not use
bit 7	FWDTEN: Watchdog Timer Enable bit
	1 = Watchdog Timer is enabled
	0 = Watchdog Timer is disabled
bit 6	WINDIS: Windowed Watchdog Timer Disable bit
	1 = Standard Watchdog Timer enabled 0 = Windowed Watchdog Timer enabled; FWDTEN must be '1'
bit 5	Unimplemented: Read as '1'
bit 4	FWPSA: WDT Prescaler Ratio Select bit 1 = Prescaler ratio of 1:128 0 = Prescaler ratio of 1:32

REGISTER 24-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 WDTPS3:WDTPS0: Watchdog Timer Postscaler Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 = 1:8,192 1100 = 1:4,096 1011 = 1:2,048 1010 = 1:1,024 1001 **= 1:512** 1000 **= 1:256** 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 = 1:4 0001 = 1:2 0000 = 1:1

REGISTER 24-2: CW2: FLASH CONFIGURATION WORD 2

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
		<u> </u>	<u> </u>			<u> </u>	
bit 23							bit 16
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
IESO	WUTSEL10	WUTSEL0()	SOSCSEL10	SOSCSEL0(")	FNOSC2	FNOSC1	FNOSC0
bit 15							bit 8
		D/DO 4		11.4	D/DO 4	D/DO 4	D/DO 1
R/P0-1	R/PU-1	R/PU-1	R/PU-1	0-1	R/PU-1	R/PU-1	R/PU-1
FCKSM1	FCKSMU	OSCIOFCN	IOL1WAY	—	12C1SEL	POSCMD1	POSCMDU
DIT /							Dit U
Legend:		r = Reserved	hit				
R = Readabl	e hit	PO = Program	n Once hit	I I = I Inimpleme	nted hit read :	as '0'	
	ben device is u	norogrammed		'1' = Bit is set			ared
		npiogrammed		1 - Dit 13 Set			area
bit 23-16	Unimplement	ted: Read as '1	, ,				
bit 15	IESO: Interna	I External Swite	chover bit				
	1 = IESO mod	de (Two-Speed	Start-up) enable	ed			
	0 = IESO mod	de (Two-Speed	Start-up) disable	ed			
bit 14-13	WUTSEL1:W	UTSEL0: Volta	ge Regulator St	andby Mode Wa	ke-up Time Se	elect bits ⁽¹⁾	
	11 = Default r	egulator start-u	ip time used				
	01 = Fast reg	ulator start-up t	ime used				
	$x_0 = \text{Reserve}$	d; do not use					
bit 12-11	SOSCSEL1:S	SOSCSEL0: Se	condary Oscilla	tor Power Mode	Select bits ⁽¹⁾		
	11 = Default (High Drive Stre	ength) mode				
	01 = Low-Pov	ver (Low Drive	Strength) mode				
bit 10.0			aillatar Calaat b	ito			
DIL TU-6	111 - East D	Coolinator wit	b Dootooolor (EE				
	111 = Fast R	ed		(CDIV)			
	101 = Low-Po	ower RC Oscilla	ator (LPRC)				
	100 = Second	lary Oscillator ((SOSC)				
	011 = Primary	/ Oscillator with	PLL module (X	(TPLL, HSPLL, E	ECPLL)		
	010 = Primary	Cocillator (XI	, HS, EC) h postscalor and	1 DI L modulo /El			
	001 = Fast R(C Oscillator (FF	RC)		NOFLL)		
bit 7-6	FCKSM1:FC	(SM0: Clock S	witching and Fa	il-Safe Clock Mo	nitor Configura	ation bits	
	1x = Clock sv	vitching and Fa	il-Safe Clock Mo	onitor are disable	ed		
	01 = Clock sv	vitching is enab	led, Fail-Safe C	lock Monitor is d	isabled		
	00 = Clock sv	vitching is enab	oled, Fail-Safe C	lock Monitor is e	nabled		
bit 5	OSCIOFCN:	OSCO Pin Con	figuration bit				
	If POSCMD1:	POSCMD0 = 1	<u>1 or 00:</u>				
	1 = OSCO/CL	KO/RA3 functi	ons as CLKO (F	OSC/2)			
	0 = 0300/01			(RAJ)			
	OSCIOECN h	as no effect on	<u>.0_01_01</u> . 0SCO/CLKO/F	RA3			
bit 4		LOCK One-Wa	v Set Enable bit				
<i></i>	1 = The OSC		> bit can be set	once. provided t	he unlock sea	Jence has beer	n completed
	Once set	, the Periphera	I Pin Select regi	sters cannot be v	written to a sec	cond time.	
	0 = The OSC	CON <iolock< td=""><td>> bit can be set</td><td>and cleared as n</td><td>eeded, provide</td><td>ed the unlock s</td><td>equence has</td></iolock<>	> bit can be set	and cleared as n	eeded, provide	ed the unlock s	equence has
	been com	npleted					
bit 3	Unimplement	ted: Read as '1	Ľ'				

REGISTER 24-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

- bit 2 I2C1SEL: I2C1 Pin Select bit
 - 1 = Use default SCL1/SDA1 pins
 - 0 = Use alternate SCL1/SDA1 pins

bit 1-0 **POSCMD1:POSCMD0:** Primary Oscillator Configuration bits

- 11 = Primary oscillator disabled
 - 10 = HS Oscillator mode selected
 - 01 = XT Oscillator mode selected
 - 00 = EC Oscillator mode selected
- **Note 1:** These bits are implemented only in devices with a major silicon revision level of B or later (DEVREV register value is 3042h or greater). Refer to **Section 28.0** "**Packaging Information**" in the device data sheet for the location and interpretation of product date codes.

REGISTER 24-3: DEVID: DEVICE ID REGISTER

UU		UUUUU					U
	—	—	—	—	—	—	—
bit 23							bit 16

U	U	R	R	R	R	R	R
—	—	FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2
bit 15							bit 8

RR		RRRRR					R
FAMID1	FAMID0	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0

Legend: R = Read-only bit U = Unimplemented bit

- bit 23-14 Unimplemented: Read as '1'
- bit 13-6 **FAMID7:FAMID0:** Device Family Identifier bits

00010001 = PIC24FJ64GA004 family

bit 5-0 **DEV5:DEV0:** Individual Device Identifier bits

000100 = PIC24FJ16GA002 000101 = PIC24FJ32GA002 000110 = PIC24FJ48GA002 000111 = PIC24FJ64GA002 001100 = PIC24FJ16GA004 001101 = PIC24FJ32GA004

- 001110 = PIC24FJ48GA004
- 001111 = PIC24FJ64GA004

REGISTER 24-4: DEVREV: DEVICE REVISION REGISTER

U	U	U	U	U	U	U	U
_	—	—	—	—	_	_	—
bit 23							bit 16
U	U	U	U	U	U	U	R
—	—	—	—	—	—	—	MAJRV2
bit 15							bit 8
R	R	U	U	U	R	R	R
MAJRV1	MAJRV0	—	—	—	DOT2	DOT1	DOT0
bit 7							bit 0
Legend: R = Read-only bit			U = Unimplemented bit				

bit 23-9 Unimplemented: Read as '0'

bit 8-6 MAJRV2:MAJRV0: Major Revision Identifier bits

bit 5-3 Unimplemented: Read as '0'

bit 2-0 DOT2:DOT0: Minor Revision Identifier bits

24.2 On-Chip Voltage Regulator

All of the PIC24FJ64GA004 family of d evices power their core dig ital lo gic at a nom inal 2.5V. Th is may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system de sign, a ll devices in the PIC 24FJ64GA004 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the DISVREG pin. Tying Vss to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low-ESR capacitor (such as ceramic) must be connected to the VDDCORE/VCAP pin (Figure 24-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in **Section 27.1 "DC Characteristics"**.

If DISVREG is tied to VDD, the regulator is disabled. In this case, separate power for the core logic at a nominal 2 .5V m ust be s upplied to the d evice on th e VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal vo Itage. R efer t o Figure 24-1 f or p ossible configurations.

24.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION

When it is enabled, the on-chip regulator provides a constant vo ltage of 2.5 V nominal to the di gital co re logic.

The regulator can provide this level from a VDD of about 2.5V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 2.5V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD, with a typical voltage drop of 100 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about w hen the device enters T racking mode, the on-chip regulator includes a simple, L ow-Voltage Detect circuit. When VDD drops below full-speed operating voltage, the circuit sets the Low-Voltage Detect Interrupt Flag, LVDIF (IFS4<8>). This can be used to generate an interrupt and p ut the application into a low-power op erational mode, or tri gger an ord erly shutdown.

Low-Voltage D etection is only av ailable w hen the regulator is enabled.

FIGURE 24-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



24.2.2 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 20 μ s for it to generate output. During this time, designated as T STARTUP, code ex ecution is disabled. TSTARTUP is ap plied ev ery time the device resumes operation after any power-down, including Sleep mode.

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up.

24.2.3 ON-CHIP REGULATOR AND BOR

When the on- chip regulator is enabled, PIC24FJ64GA004 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the tracking level, the regulator R eset circuitr y will generate a Br own-out Reset. This event is captur ed by the BOR flag bit (RCON<1>). The brow n-out voltage levels are specified in **Section 27.1 "DC Characteristics"**.

24.2.4 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be a dhered to. Wh ile po wering u p, VDDCORE mu st never exceed VDD by 0.3 volts.

Note:	For more information, see Section 27.0
	"Electrical Characteristics".

24.2.5 VOLTAGE REGULATOR STANDBY MODE

When enabled, the on-chip regulator always consumes a small incremental am ount of current ov er I DD/IPD, including when the dev ice is in Sle ep m ode, eve n though the core digital logic does not require power. To provide additional savings in applications where power resources are cri tical, th e re gulator a utomatically places itself into Standby mode whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit (RCON<8>). By default, this bit is cleared, which enables Standby mode.

For select PIC24FJ64GA004 family devices, the time required for regulator wake-up from Standby mode is controlled by the WU TSEL<1:0> C onfiguration bit s (CW2<14:13>). T he d efault w ake-up tim e f or al I devices is 190 μ s. Where the WUTSEL Configuration bits are im plemented, a f ast w ake-up op tion i s also available. W hen W UTSEL<1:0> = 01, the regulator wake-up time is 25 μ s.

Note:	This fe ature is im plemented on ly on
	PIC24FJ64GA004 f amily devices with a
	major si licon rev ision level of B or la ter
	(DEVREV re gister value is 30 42h or
	greater).

When the re gulator's S tandby m ode is turned of f (VREGS = 1), Flash program memory stays powered in Sleep mode and the device can wake-up in less than 10 μ s. When VREGS is set, the power consumption while in Sleep mode will be approximately 40 μ A higher than power consumption when the regulator is allowed to enter Standby mode.

24.3 Watchdog Timer (WDT)

For PIC 24FJ64GA004 f amily de vices, t he WDT i s driven by the LPR C os cillator. Whe n the WD T i s enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-b it (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz i nput, the prescaler y ields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS3:WDTPS0 Configuration bits (Flash Configuration Word 1<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. U sing the p rescaler and po stscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- · On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits), or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- •B y a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SL EEP or IDL E bit s (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV in structions clear the prescaler and postscaler counts when executed.

24.3.1 WINDOWED OPERATION

The Watchdog Timer has an o ptional Fixed Window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

24.3.2 CONTROL REGISTER

The WD T is enabled or dis abled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN c ontrol bit (R CON<5>). Th e SWDTEN control bit is cleared on any device Reset. The software WDT option al lows the us er to en able the WDT for critical c ode s egments and d isable th e W DT d uring non-critical segments for maximum power savings.



24.4 JTAG Interface

PIC24FJ64GA004 f amily de vices im plement a J TAG interface, w hich su pports boundary scan dev ice testing.

24.5 Program Verification and Code Protection

For all d evices in the P IC24FJ64GA004 f amily of devices, the on-chip program memory space is treated as a single block. C ode protection for thi s blo ck is controlled by one C onfiguration b it, GCP. Th is b it inhibits e xternal re ads an d w rites to the pro gram memory space. It has no di rect effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', i nternal w rite a nd eras e o perations t o pro gram memory are blocked.

24.5.1 CONFIGURATION REGISTER PROTECTION

The C onfiguration reg isters are pr otected aga inst inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit ch anges re sulting f rom in dividual c ell le vel disruptions (such as ESD events) will cause a p arity error and trigger a device Reset.

The data for the Configuration registers is derived from the Fla sh Configuration W ords in pro gram me mory. When the GCP bit is set, the source data for device configuration is also protected as a consequence.

24.6 In-Circuit Serial Programming

PIC24FJ64GA004 family microcontrollers can be serially pro grammed w hile in the e nd app lication cir cuit. This is simply done with two lines for clock (PGCx) and data (PGDx) and three o ther lines for p ower, g round and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

24.7 In-Circuit Debugger

When MPLAB[®] ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB I DE. D ebugging functionality is controlled through the EMUCx (Emu lation/Debug C lock) and EMUDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the de sign m ust im plement IC SP c onnections to \overline{MCLR} , V DD, V ss, PG Cx, PG Dx and th e EMUDx/EMUCx pin pair. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.
25.0 DEVELOPMENT SUPPORT

The PIC[®] mi crocontrollers a re s upported with a full range of hardware and software development tools:

- Integrated Development Environment
 - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
 - MPASM[™] Assembler
 - MPLAB C18 and MPLAB C30 C Compilers
 - MPLINK™ Object Linker/
 - MPLIB™ Object Librarian
 - MPLAB ASM30 Assembler/Linker/Library
- Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB ICE 2000 In-Circuit Emulator
 - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
 - MPLAB ICD 2
- Device Programmers
 - PICSTART® Plus Development Programmer
 - MPLAB PM3 Device Programmer
 - PICkit[™] 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller m arket. Th e MPL AB IDE is a Wi ndows[®] operating system-based application that contains:

- A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- · A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (assembly or C)
 - Mixed assembly and C
 - Machine code

MPLAB IDE s upports multiple d ebugging to ols in a single development paradigm, from the cost-effective simulators, t hrough low-cost in-circuit de buggers, to full-featured emu lators. This el iminates the learning curve when upgrading to tools with increased flexibility and power.

25.2 MPASM Assembler

The MPASM Assembler is a full -featured, un iversal macro assembler for all PIC MCUs.

The M PASM As sembler generates relocatable object files for the MPLINK Object Linker, Intel[®] standard HEX files, M AP files to detail memory us age and symbol reference, absolute LST files that contain source lines and g enerated m achine c ode and C OFF fil es for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline
 assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

25.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are c omplete AN SI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal c ontrollers. These co mpilers pr ovide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

25.4 MPLINK Object Linker/ MPLIB Object Librarian

The M PLINK O bject L inker c ombines relocatable objects created by the MP ASM Ass embler and the MPLAB C18 C Compiler. It can link relocatable objects from pre compiled lib raries, using di rectives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the ap plication. This all ows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM 30 Ass embler pro duces relocatable machine c ode f rom s ymbolic a ssembly I anguage f or dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to pro duce its object file. The assembler generates rel ocatable object files that c an th en b e archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

25.6 MPLAB SIM Software Simulator

The M PLAB SIM Sof tware Sim ulator al lows code development in a P C-hosted environment by simulating the PIC MCUs and dsPIC[®] DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The M PLAB SIM So ftware Simulator fully supports symbolic de bugging u sing th e M PLAB C 18 an d MPLAB C 30 C Compilers, and the M PASM an d MPLAB A SM30 As semblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

25.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete mi crocontroller design too I set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated D evelopment Environment, which a llows editing, building, downloading and source de bugging from a single environment.

The M PLAB IC E 2 000 is a full-featured emu lator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MP LAB ICE 200 0 In-Circuit Emulator all ows ex pansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been de signed as a real-time emulation system with advanced features t hat are ty pically found on more expensive de velopment t ools. The P C p latform an d Microsoft[®] Wi ndows[®] 32 -bit o perating sy stem were chosen to bes t m ake thes e fe atures a vailable in a simple, unified application.

25.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL IC E In-C ircuit Emulator Sy stem is Microchip's next generation high-spee d emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and ds PIC[®] Flash D SCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connec ted to the t arget with either a c onnector compatible with the popular MPLAB IC D 2 sys tem (RJ11) or with the new high-speed, noise tolerant, Low-Voltage D ifferential Sig nal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware dow nloads in MPLAB IDE. In upcom ing releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and a ssembly c ode trace. M PLAB R EAL IC E offers significant advantages over competitive emulators including low-cost, full -speed e mulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to threemeters) interconnection cables.

25.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-C ircuit D ebugger, M PLAB IC D 2, is a powerful, low -cost, run-time dev elopment tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is base d on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit de bugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming[™] (ICS P[™]) protoco I, of fers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and w atching va riables, an d C PU status an d peripheral registers. Running at fulls peed e nables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage ve rification at V DDMIN an d V DDMAX fo r maximum reli ability. It features a I arge LC D d isplay (128 x 64) for menus and error messages and a modular, de tachable s ocket assembly to su pport various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in thi s mo de. The MPL AB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

25.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low -cost, prot otype pro grammer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using th e prog rammer si mple an d ef ficient. Th e PICSTART P lus D evelopment P rogrammer su pports most P IC d evices i n D IP pac kages up t o 4 0 pi ns. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

25.12 PICkit 2 Development Programmer

The PICkit[™] 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an ea sy-to-use int erface f or pro gramming ma ny of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a pro totyping d evelopment boa rd, t welve sequential lessons, software and HI-TECH's PICC[™] Lite C compiler, and is designed to help get up to speed quickly u sing PIC[®] microcontrollers. The kit provides everything needed to program, evaluate and develop applications us ing M icrochip's po werful, m id-range Flash memory family of microcontrollers.

25.13 Demonstration, Development and Evaluation Boards

A w ide v ariety of d emonstration, de velopment and evaluation bo ards f or va rious P IC MC Us a nd dsP IC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature se nsors, sw itches, s peakers, R S-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM[™] and dsPICDEM[™] demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for ana log filter de sign, K EELOQ[®] security I Cs, CAN, IrDA[®], P owerSmart b attery management, S EEVAL[®] evaluation system, Sigma-Delta A DC, fl ow ra te sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the c omplete I ist of de monstration, de velopment and evaluation kits.

26.0 INSTRUCTION SET SUMMARY

Note:	This c hapter is a b rief s ummary of th e
	PIC24F instruction set architecture, and is
	not i ntended t o b e a c omprehensive
	reference source.

The PIC24F instruction set adds many enhancements to the previous PIC[®] MCU instruction sets, while maintaining an ea sy migration from pr evious PIC MC U instruction sets. Most instructions are a single program memory w ord. O nly thr ee i nstructions requ ire tw o program memory locations.

Each single-word in struction is a 24-bit word divided into an 8-bit op code, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is gro uped in to fo ur ba sic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- · Control operations

Table 26-1 sh ows the gen eral s ymbols used i n describing the instructions. The PIC24F instruction set summary in Table 26-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or by te-oriented W reg ister in structions (including barr el s hift in structions) h ave thre e operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bi t-oriented instructions (in cluding simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word ins tructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8M Sbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the s kip is per formed, dep ending on w hether th e instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions exe cute in tw o instruction cycles.

TABLE 26-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description			
#text	Means literal defined by "text"			
(text)	Means "content of text"			
[text]	Means "the location addressed by text"			
{ }	Optional field or operation			
<n:m></n:m>	Register bit field			
.b	Byte mode selection			
.d	Double-Word mode selection			
.S	Shadow register select			
.w	Word mode selection (default)			
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$			
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero			
Expr	Absolute address, label or expression (resolved by the linker)			
f	File register address ∈ {0000h1FFFh}			
lit1	1-bit unsigned literal $\in \{0,1\}$			
lit4	4-bit unsigned literal ∈ {015}			
lit5	5-bit unsigned literal ∈ {031}			
lit8	8-bit unsigned literal ∈ {0255}			
lit10	10-bit unsigned literal \in {0255} for Byte mode, {0:1023} for Word mode			
lit14	14-bit unsigned literal ∈ {016384}			
lit16	16-bit unsigned literal $\in \{065535\}$			
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'			
None	Field does not require an entry, may be blank			
PC	Program Counter			
Slit10	10-bit signed literal \in {-512511}			
Slit16	16-bit signed literal ∈ {-3276832767}			
Slit6	6-bit signed literal \in {-1616}			
Wb	Base W register ∈ {W0W15}			
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }			
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }			
Wm,Wn	Dividend, Divisor working register pair (direct addressing)			
Wn	One of 16 working registers ∈ {W0W15}			
Wnd	One of 16 destination working registers ∈ {W0W15}			
Wns	One of 16 source working registers ∈ {W0W15}			
WREG	W0 (working register used in file register instructions)			
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }			
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }			

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = $f + WREG + (C)$	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + lit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE,Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT,Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE,Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LT,Expr	Branch if Less than	1	1 (2)	None
	BRA	LTU, Expr	Branch if Unsigned Less than	1	1 (2)	None
	BRA	N,Expr	Branch if Negative	1	1 (2)	None
	BRA	NC,Expr	Branch if Not Carry	1	1 (2)	None
	BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
	BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 26-2:	INSTRUCTION SET	OVERVIEW
		•••••••••••••••••••••••••••••••••••••••

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS	f,#bit4	Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	Z	
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	COM	f	f = f	1	1	N, Z
	COM	f,WREG	WREG = f	1	1	N, Z
	COM	Ws,Wd	$Wd = \overline{Ws}$	1	1	N, Z
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, Z
	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
	CP0	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – C)	1	1	C, DC, N, OV, Z
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	11	(2 or 3)	None
DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f –1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = f – 2	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW W	n,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	С
FF1R	FF1R	Ws,Wnd	1	1	С	

Assembly Mnemonic	Assembly Syntax Description			# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO	Expr	Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb,Wns,Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV	Wn,f	Move Wn to f	1	1	None
	MOV	Wns,[Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	
	MOV	Wso,Wdo	Move Ws to Wd	1	1	None
	MOV	WREG, f	Move WREG to f	1	1	N, Z
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd	1	2	None
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1	2	None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	$f = \overline{f} + 1$	1	1	C, DC, N, OV, Z
	NEG	f.WREG	WRFG = \overline{f} + 1	1	1	C DC N OV Z
	NEG	We Wd	$Wd = \overline{Ws} + 1$	1	1	
NOR	NOR	ws, wa		1	1	None
NOF	NOP		No Operation	1	1	None
DOD	DOD	f	Pop f from Top-of-Stack (TOS)	1	1	None
FOF	DOD	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
		Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd+1)	1	2	None
	POP 9	MIIC	Pop Shadow Registers	1	2 1	
DUGU	FUF.5	£	Push f to Top of Stock (TOC)	4	1	Nono
PUSH	PUSH	I	Push Was to Top of Starty (TOS)	1	1	None
	PUSH	WSO		1	1	None
	PUSH.D	wns	Push w(ns):w(ns+1) to Top-ot-Stack (TOS)	1	2	None
1	PUSH.S		Push Shadow Registers	1	1	None

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV	#lit1	Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws,Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
SETM	SETM	f	f = FFFFh	1	1	None
	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SL	f	f = Left Shift f	1	1	C, N, OV, Z
	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL	Ws,Wd	Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Wb,Wns,Wnd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5	1	1	N, Z
SUB	SUB	f	f = f – WREG	1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, Z
	SUB	#lit10,Wn	Wn = Wn - lit10	1	1	C, DC, N, OV, Z
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, Z
	SUB	Wb,#lit5,Wd	Wd = Wb - lit5	1	1	C, DC, N, OV, Z
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, Z
	SUBB	#lit10.Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C. DC. N. OV. Z
	STIBB		$Wd = Wb - Ws - (\overline{C})$	1	1	C DC N OV Z
	CUDD	Wb #litE Wd	$Wd = Wb$ Ws (\overline{C})	1	1	C, DC, N, OV, Z
GIIDD	GIIDD	f	f = WPEG - f	1	1	C, DC, N, OV, Z
SUBR	GIIDD	f MDEC	WREG = WREG - f	1	1	C, DC, N, OV, Z
	CUDD	I, WREG	Wred - Wred - T	1	1	C, DC, N, OV, Z
	SUBR	WD,WS,WQ		1	1	C, DC, N, OV, Z
	SUBR	WD,#1105,Wd				C, DC, N, OV, Z
SUBBR	SUBBR	f	f = WREG - f - (C)	1	1	C, DC, N, OV, Z
	SUBBR	f,WREG	WREG = WREG $- f - (C)$	1	1	C, DC, N, OV, Z
	SUBBR	Wb,Ws,Wd	Wd = Ws - Wb - (C)	1	1	C, DC, N, OV, Z
	SUBBR	Wb,#lit5,Wd	$Wd = Iit5 - Wb - (\overline{C})$	1	1	C, DC, N, OV, Z
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None

Assembly		Assembly Syntax	Description		# of	Status Flags
Mnemonic				Words	Cycles	Affected
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16> 1		2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

NOTES:

27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ64GA004 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC 24FJ64GA004 fam ily are listed below. Exposure to the se maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings^(†)

Ambient temperature under bias	40°C to +135°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	-0.3V to +6.0V
Voltage on VDDCORE with respect to Vss	-0.3V to +3.0V
Maximum current out of Vss pin	
Maximum current into VDD pin (Note 1)	
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by all ports	
Maximum current sourced by all ports (Note 1)	
Note 1: Maximum allowable current is a function of device maximum power dissipation (s	see Table 27-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to ma ximum rating conditions for extended periods may affect device reliability.

27.1 DC Characteristics





FIGURE 27-2: PIC24FJ64GA004 FAMILY VOLTAGE-FREQUENCY GRAPH (EXTENDED TEMPERATURE)



TABLE 27-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ64GA004 Family:					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+125	°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $PI/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O			W
Maximum Allowed Power Dissipation	PDMAX	(TJ — TA)/θJ	A	W

TABLE 27-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 300 mil SOIC	θJA	49	_	°C/W	(Note 1)
Package Thermal Resistance, 6x6x0.9 mm QFN	θJA	33.7	—	°C/W	(Note 1)
Package Thermal Resistance, 8x8x1 mm QFN	θJA	28	_	°C/W	(Note 1)
Package Thermal Resistance, 10x10x1 mm TQFP	θJA	39.3		°C/W	(Note 1)

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 27-3: DC CHARACTERISTICS: TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CH	ARACTER	ISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
Operat	ing Voltag	e					
DC10	DC10 Supply Voltage						
	Vdd		2.2	—	3.6	V	Regulator enabled
	Vdd		VDDCORE	—	3.6	V	Regulator disabled
	VDDCORE		2.0	—	2.75	V	Regulator disabled
DC12	Vdr	RAM Data Retention Voltage ⁽²⁾	1.5	—	—	V	
DC16	VPOR	VDD Start Voltage to ensure internal Power-on Reset signal	V	SS	_V		
DC17	SVDD	VDD Rise Rate to ensure internal Power-on Reset signal	0.05	—	—	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

DC CHARACTE	RISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No.	Typical ⁽¹⁾	Max	Units		Conditions				
Operating Curr	ent (IDD): PM	D Bits are S	iet ⁽²⁾						
DC20	0.650	0.850	mA	-40°C					
DC20a	0.650	0.850	mA	+25°C	2 01/(3)				
DC20b	0.650	0.850	mA	+85°C	2.00				
DC20c	0.650	0.850	mA	+125°C					
DC20d	1.2	1.6	mA	-40°C		T MIPS			
DC20e	1.2	1.6	mA	+25°C	2 21/(4)				
DC20f	1.2	1.6	mA	+85°C	5.50				
DC20g	1.2	1.6	mA	+125°C					
DC23	2.6	3.4	mA	-40°C					
DC23a	2.6	3.4	mA	+25°C	2 01/(3)				
DC23b	2.6	3.4	mA	+85°C	2.00				
DC23c	2.6	3.4	mA	+125°C					
DC23d	4.1	5.4	mA	-40°C		4 MIF 3			
DC23e	4.1	5.4	mA	+25°C	2 21/(4)				
DC23f	4.1	5.4	mA	+85°C	5.50				
DC23g	4.1	5.4	mA	+125°C					
DC24	13.5	17.6	mA	-40°C					
DC24a	13.5	17.6	mA	+25°C	2 5/(3)				
DC24b	13.5	17.6	mA	+85°C	2.50				
DC24c	13.5	17.6	mA	+125°C					
DC24d	15	20	mA	-40°C		TO MIES			
DC24e	15	20	mA	+25°C	3 3/(4)				
DC24f	15	20	mA	+85°C	5.50				
DC24g	15	20	mA	+125°C					
DC31	13	17	μ A -	40°C					
DC31a	13	17	μ A +	25°C	2 01/(3)				
DC31b	20	26	μ A +	85°C	2.00				
DC31c	40	50	μA	+125°C					
DC31d	54	70	μ A -	40°C					
DC31e	54	70	μ A +	25°C	3 3//(4)				
DC31f	95	124	μ A +	85°C	5.50 * 7				
DC31g	120	260	μΑ	+125°C					

TABLE 27-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions						
Idle Current (li	DLE): Core O	ff, Clock On	Base Current,	PMD Bits are Set ⁽²⁾						
DC40	150	200	μ A -	40°C						
DC40a	150	200	μ A +	25°C	2 ∩V(3)					
DC40b	150	200	μ A +	85°C	2.000					
DC40c	165	220	μA	+125°C						
DC40d	250	325	μ A -	40°C						
DC40e	250	325	μ A +	25°C	2 21/(4)					
DC40f	250	325	μ A +	85°C	3.30 ()					
DC40g	275	360	μA	+125°C						
DC43	0.55	0.72	mA	-40°C						
DC43a	0.55	0.72	mA	+25°C	2 ∩V(3)	4 MIPS				
DC43b	0.55	0.72	mA	+85°C	2.000					
DC43c	0.60	0.8	mA	+125°C						
DC43d	0.82	1.1	mA	-40°C		4 10117-3				
DC43e	0.82	1.1	mA	+25°C	3 3/(4)					
DC43f	0.82	1.1	mA	+85°C	3.30 ()					
DC43g	0.91	1.2	mA	+125°C						
DC47	3	4	mA	-40°C						
DC47a	3	4	mA	+25°C	2 5/(3)					
DC47b	3	4	mA	+85°C	2.50					
DC47c	3.3	4.4	mA	+125°C						
DC47d	3.5	4.6	mA	-40°C						
DC47e	3.5	4.6	mA	+25°C	3 3\/(4)					
DC47f	3.5	4.6	mA	+85°C	3.50					
DC47g	3.9	5.1	mA	+125°C						
DC50	0.85	1.1	mA	-40°C						
DC50a	0.85	1.1	mA	+25°C	2 01/(3)					
DC50b	0.85	1.1	mA	+85°C	2.00					
DC50c	0.94	1.2	mA	+125°C						
DC50d	1.2	1.6	mA	-40°C						
DC50e	1.2	1.6	mA	+25°C	3 3/(4)					
DC50f	1.2	1.6	mA	+85°C	0.000					
DC50g	1.3	1.8	mA	+125°C						

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The test conditions for all IIDLE measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

DC CHARACT	ERISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Idle Current (IIDLE): Core Off, Clock On Base Current, PMD Bits are Set ⁽²⁾									
DC51	4	6	μA	-40°C					
DC51a	4	6	μA+	25°C	2 0/(3)				
DC51b	8	16	μA+	85°C	2.000				
DC51c	20	50	μA	+125°C					
DC51d	42	55	μ A -	40°C					
DC51e	42	55	μA+	25°C	2 21/(4)				
DC51f	70	91	μ A +	85°C	3.3447				
DC51g	100	180	μA	+125°C	1				

TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE) (CONTINUED)

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The test conditions for all IIDLE measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

TABLE 27-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACTI	ERISTICS		$ \begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array} $						
Parameter No.	Typical ⁽¹⁾	Мах	Units	Conditions					
Power-Down C	urrent (IPD): F	PMD Bits are	Set, VREGS	Bit is '0' ⁽²⁾					
DC60	0.1	1	μΑ	-40°C					
DC60a	0.15	1	μΑ	+25°C					
DC60m	2.2	7.4	μΑ	+60°C	2.0V ⁽³⁾				
DC60b	3.7	12	μΑ	+85°C					
DC60j	15	50	μΑ	+125°C					
DC60c	0.2	1	μΑ	-40°C					
DC60d	0.25	1	μΑ	+25°C					
DC60n	2.6	15	μΑ	+60°C	2.5V ⁽³⁾	Base Power-Down Current ⁽⁵⁾			
DC60e	4.2	25	μΑ	+85°C					
DC60k	16	100	μΑ	+125°C					
DC60f	3.3	9	μΑ	-40°C	_				
DC60g	3.5	10	μΑ	+25°C	3.3∨ (4)				
DC60o	6.7	22	μΑ	+60°C					
DC60h	9	30	μΑ	+85°C					
DC60I	36	120	μΑ	+125°C					
DC61	1.75	3	μΑ	-40°C					
DC61a	1.75	3	μA	+25°C	_				
DC61m	1.75	3	μΑ	+60°C	2.0V ⁽³⁾				
DC61b	1.75	3	μΑ	+85°C	_				
DC61j	3.5	6	μΑ	+125°C					
DC61c	2.4	4	μΑ	-40°C	_				
DC61d	2.4	4	μΑ	+25°C					
DC61n	2.4	4	μΑ	+60°C	2.5V ⁽³⁾	Watchdog Timer Current: △IwDT ⁽⁵⁾			
DC61e	2.4	4	μΑ	+85°C					
DC61k	4.8	8	μΑ	+125°C					
DC61f	2.8	5	μΑ	-40°C					
DC61g	2.8	5	μΑ	+25°C					
DC61o	2.8	5	μΑ	+60°C	3.3∨ (4)				
DC61h	2.8	5	μΑ	+85°C					
DC61I	5.6	10	μΑ	+125°C					

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CHARACT	ERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical ⁽¹⁾	Мах	Units	s Conditions					
Power-Down C	Current (IPD): F	PMD Bits are	Set, VREGS	Bit is '0' ⁽²⁾					
DC62	8	16	μA	-40°C					
DC62a	12	16	μA	+25°C					
DC62m	12	16	μA	+60°C	2.0V ⁽³⁾				
DC62b	12	16	μA	+85°C					
DC62j	18	23	μA	+125°C					
DC62c	9	16	μA	-40°C					
DC62d	12	16	μA	+25°C		RTCC + Timer1 w/32 kHz Crystal: ∆RTCC ∆I⊤i32 ⁽⁵⁾			
DC62n	12	16	μA	+60°C	2.5V ⁽³⁾				
DC62e	12.5	16	μA	+85°C					
DC62k	20	25	μA	+125°C					
DC62f	10.3	18	μA	-40°C					
DC62g	13.4	18	μA	+25°C					
DC62o	14.0	18	μA	+60°C	3.3V ⁽⁴⁾				
DC62h	14.2	18	μA	+85°C					
DC62I	23	28	μA	+125°C					
DC63	2	-	μ A -	40°C					
DC63a	2		μ A +	25°C	2.0V ⁽³⁾				
DC63b	6	_	μ A +	85°C					
DC63c	2	_	μ A -	40°C		RTCC + Timer1 w/Low-Power			
DC63d	2	_	μ A +	25°C	2.5∨ (3)	32 kHz Crystal (SOCSEL<1:0> =			
DC63e	7	_	μ A +	85°C		01): ARTCC AIтi32 ⁽⁵⁾			
DC63f	2		μ A -	40°C					
DC63g	3		μ A +	25°C	3.3∨ (4)				
DC63h	7	_	μ A +	85°C]				

TABLE 27-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

Note 1: Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off.

3: On-chip voltage regulator disabled (DISVREG tied to VDD).

4: On-chip voltage regulator enabled (DISVREG tied to Vss). Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

5: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

TABLE 27-7: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CH	ARACT	ERISTICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions	
	VIL	Input Low Voltage ⁽⁴⁾						
DI10		I/O Pins	Vss	_	0.2 VDD	V		
DI11		PMP Pins	Vss	—0	.15 Vdd	VP	MPTTL = 1	
DI15		MCLR	Vss	_	0.2 VDD	V		
DI16		OSCI (XT mode)	Vss	_	0.2 VDD	V		
DI17		OSCI (HS mode)	Vss		0.2 VDD	V		
DI18		I/O Pins with I ² C [™] Buffer	Vss		0.3 VDD	V	SMBus disabled	
DI19		I/O Pins with SMBus Buffer	Vss	_	0.8	V	SMBus enabled	
	Vih	Input High Voltage ⁽⁴⁾						
DI20		I/O Pins: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd		Vdd 5.5	V V		
DI21		PMP Pins: with Analog Functions Digital Only	0.25 VDD + 0.8 0.25 VDD + 0.8	_ _	VDD 5.5	V V	PMPTTL = 1	
DI25		MCLR	0.8 Vdd	_	Vdd	V		
DI26		OSCI (XT mode)	0.7 Vdd	—V	DD	V		
DI27		OSCI (HS mode)	0.7 Vdd	—V	DD	V		
DI28 DI29		 I/O Pins with I²C Buffer: with Analog Functions Digital Only I/O Pins with SMBus 	0.7 Vdd 0.7 Vdd		Vdd 5.5	V V		
		Buffer: with Analog Functions Digital Only	2.1 2.1		Vdd 5.5	V v2	$.5V \le V$ PIN $\le V$ DD	
DI30	ICNPU	CNxx Pull-up Current	50	250	400	μAV	DD = 3.3V, VPIN = VSS	
	lı∟	Input Leakage Current ^(2,3)						
DI50		I/O Ports	—	—	<u>+</u> 1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance	
DI51		Analog Input Pins	_	_	<u>+</u> 1	μΑ	$\label{eq:VSS} \begin{split} &VSS \leq V\text{PIN} \leq V\text{DD}, \\ &Pin \ at \ high-impedance \end{split}$	
DI55		MCLR	_	—	<u>+</u> 1	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$	
DI56		OSCI	—	_	<u>+</u> 1	μA	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$	

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

4: Refer to Table 1-2 for I/O pin buffer types.

DC CHARACTERISTICS			Standard Operating Condit Operating temperature			ions: 2.0V to 3.6V (unless otherwise stated) -40°C \leq TA \leq +85°C for Industrial -40°C \leq TA \leq +125°C for Extended		
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Conditio				Conditions	
	Vol	Output Low Voltage						
DO10		All I/O pins			0.4	V	IOL = 8.5 mA, VDD = 3.6V	
					0.4	V	IOL = 5.0 mA, VDD = 2.0V	
DO16		All I/O pins			0.4	V	IOL = 8.0 mA, VDD = 3.6V, 125°C	
					0.4	V	IOL = 4.5 mA, VDD = 2.0V, 125°C	
	Vон	Output High Voltage						
DO20		All I/O pins	3	—	—	V	Iон = -3.0 mA, Vdd = 3.6V	
			1.65	—	—	V	IOH = -1.0 mA, VDD = 2.0V	
DO26		All I/O pins	3	—	—	V	ІОН = -2.5 mA, VDD = 3.6V, 125°C	
			1.65	_	—	V	ІОН = -0.5 mA, VDD = 2.0V, 125°C	

TABLE 27-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

Note 1: Data in "Typ" column is at 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHAI	RACTER	RISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic	Min Typ ⁽¹⁾ Max Units Conditions					
		Program Flash Memory						
D130	Eр	Cell Endurance	10000	—	—	E/W	-40°C to +125°C	
D131	VPR	VDD for Read	VMIN	—3	.6	V	VMIN = Minimum operating voltage	
D132B	VPEW	VDDCORE for Self-Timed Write	2.25	—	2.75	V		
D133A	Tiw	Self-Timed Write Cycle Time	—3		—	ms		
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated	
D135	Iddp	Supply Current during Programming	—7		—	mA		

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

TABLE 27-10: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operating Conditions: -40°C < TA < +125°C (unless otherwise stated)									
Param No.	Symbol	Characteristics	Min	Тур М	ах	Units	Comments		
	Vrgout	Regulator Output Voltage	—	2.5	_	V			
	Vbg	Band Gap Reference Voltage	—	1.23	—	V			
	CEFC	External Filter Capacitor Value	4.7	10	_	μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.		
	TVREG	Voltage Regulator Start-up Time	—1	0—		μS	POR, BOR or when VREGS = 1		
			—2	5—		μsV	REGS = 0, WUTSEL<1:0> = 01 ⁽¹⁾		
				190		μsV	REGS = 0, WUTSEL<1:0> = 11 ⁽²⁾		
	TPWRT		_	64	_	ms	DISVREG = VDD		

Note 1: Available only in devices with a major silicon revision level of B or later (DEVREV register value is 3042h or greater).

2: WUTSEL Configuration bits setting is applicable only in devices with a major silicon revision level of B or later. This specification also applies to all devices prior to revision level B whenever VREGS = 0.

27.2 AC Characteristics and Timing Parameters

The in formation contained in this section d efines t he P IC24FJ64GA004 f amily A C ch aracteristics and t iming parameters.

TABLE 27-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)					
	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
AC CHARACTERISTICS	-40°C \leq TA \leq +125°C for Extended					
	Operating voltage VDD range as described in Section 27.1 "DC Characteristics".					

FIGURE 27-3: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



TABLE 27-12: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO pin	_	_	15	pF	In XT and HS modes when external clock is used to drive OSCI.
DO56	Сю	All I/O Pins and OSCO	—	—	50	pF	EC mode.
DO58	Св	SCLx, SDAx	_		400	pF	In l ² C™ mode.

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 27-4: EXTERNAL CLOCK TIMING



TABLE 27-13: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CH	AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0 to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$					
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Max	Units	Conditions		
OS10	Fosc	External CLKI Frequency (External clocks allowed	DC 4		32 8	MHz MHz	EC, -40°C ≤ TA ≤ +85°C ECPLL40°C ≤ TA ≤ +85°C		
		only in EC mode)	DC 4	—	24 6	MHz MHz	EC, -40°C ≤ TA ≤ +125°C ECPLL, -40°C ≤ TA ≤ +125°C		
0520	Tosc	Oscillator Frequency	3 3 10 31 3 10		10 8 32 33 6 24	MHz MHz MHz kHz MHz MHz	XT XTPLL, $-40^{\circ}C \le TA \le +85^{\circ}C$ HS, $-40^{\circ}C \le TA \le +85^{\circ}C$ SOSC XTPLL, $-40^{\circ}C \le TA \le +125^{\circ}C$ HS, $-40^{\circ}C \le TA \le +125^{\circ}C$ See parameter QS10		
		(2)					for Fosc value		
OS25	Тсү	Instruction Cycle Time ⁽²⁾	62.5	—	DC	ns			
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc			ns	EC		
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time			20	ns	EC		
OS40	TckR	CLKO Rise Time ⁽³⁾	—6		10	ns			
OS41	TckF	CLKO Fall Time ⁽³⁾	—6		10	ns			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: Instruction cycle period (Tcr) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.
- **3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$					
Param No.	Sym	Characteristic ⁽¹⁾	Min	Тур ⁽²⁾	Мах	Units	Conditions	
OS50	Fplli	PLL Input Frequency	3	_	8	MHz	ECPLL, HSPLL, XTPLL	
		Kange	3	—	6	MHz	ECPLL, HSPLL, XTPLL modes, -40°C \leq TA \leq +125°C	
OS51	Fsys	PLL Output Frequency	8	—	32	MHz	$-40^\circ C \le T \texttt{A} \le +85^\circ C$	
		Range	8		24	MHz	$-40^{\circ}C \le TA \le +125^{\circ}C$	
OS52	TLOCK	PLL Start-up Time (Lock Time)			2	ms		
OS53	DCLK	CLKO Stability (Jitter)	-2	1	2	%	Measured over 100 ms period	

TABLE 27-14: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.0V TO 3.6V)

Note 1: These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 27-15: AC CHARACTERISTICS: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	$\begin{array}{ll} \mbox{Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)} \\ \mbox{Operating temperature} & -40^\circ C \leq TA \leq +85^\circ C \mbox{ for Industrial} \\ -40^\circ C \leq TA \leq +125^\circ C \mbox{ for Extended} \end{array}$						
Param No.	Characteristic	Min	Тур	Max	Units	Conditions		
	Internal FRC Accuracy @	2 8 MHz ⁽¹	1)					
F20	FRC	-2		2	%	25°C		
-5 — 5		5	%	$-40^\circ C \le T A \le +125^\circ C$	$3.00 \leq 0.00 \leq 3.00$			

Note 1: Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.

TABLE 27-16: INTERNAL RC ACCURACY

AC CHARACTERISTICS		$\begin{array}{llllllllllllllllllllllllllllllllllll$								
Param No.	Characteristic	Min	Тур	Max	Units	Conditions				
	LPRC @ 31 kHz ⁽¹⁾									
F21		-15		15	%	25°C				
		-15		15	%	$-40^\circ C \le T \text{A} \le +85^\circ C$	$3.0V \leq V\text{DD} \leq 3.6V$			
		-20	_	20	%	125°C				

Note 1: Change of LPRC frequency as VDD changes.





TABLE 27-17: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for Extended						
Param No.	Sym	Characteristic	Min	Typ ⁽¹⁾	Мах	Units	Conditions		
DO31	TIOR	Port Output Rise Time	—	10	25	ns			
DO32	TIOF	Port Output Fall Time	—	10	25	ns			
DI35	Tinp	INTx pin High or Low Time (output)	20	_	—	ns			
DI40	Trbp	CNx High or Low Time (input)	2—		—	Тсү			

Note 1: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

AC CH	ARACTERI	STICS	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$								
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions				
	Device Supply										
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.0		Lesser f VDD + 0.3 or 3.6	o V					
AD02	AVss	Module Vss Supply	Vss – 0.3		Vss + 0.3	V					
	Reference Inputs										
AD05	VREFH	Reference Voltage High	AVss + 1.7	_	AVDD	V					
AD06	Vrefl	Reference Voltage Low	AVss		AVDD – 1.7	V					
AD07	VREF	Absolute Reference Voltage	AVss – 0.3		AVDD + 0.3	V					
			Analog	Input							
AD10	VINH-VINL	Full-Scale Input Span	VREFL		VREFH	V	(Note 2)				
AD11	VIN	Absolute Input Voltage	AVss - 0.3	_	AVDD + 0.3	V	_				
AD12 V	INL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/2	V					
AD17	Rin	Recommended Impedance of Analog Voltage Source	_		2.5K	Ω	10-bit				
			ADC Ac	curacy							
AD20b	Nr	Resolution	_	10	—	bits					
AD21b	INL	Integral Nonlinearity	_	±1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V				
AD22b	DNL	Differential Nonlinearity	—	±1	<±1.25	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V				
AD23b	Gerr	Gain Error	—	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V				
AD24b	EOFF	Offset Error	_	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V				
AD25b		Monotonicity ⁽¹⁾	_	_	_	_	Guaranteed				

TABLE 27-18: ADC MODULE SPECIFICATIONS

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.

AC CHARACTERISTICS			$\begin{array}{l} \mbox{Standard Operating Conditions: 2.0V to 3.6V} \\ \mbox{(unless otherwise stated)} \\ \mbox{Operating temperature} & -40^{\circ}C \leq TA \leq +85^{\circ}C \mbox{ for Industrial} \\ & -40^{\circ}C \leq TA \leq +125^{\circ}C \mbox{ for Extended} \end{array}$							
Param No.	Symbol	Characteristic	Min. Typ Max. Units Conditions							
	Clock Parameters									
AD50	TAD	ADC Clock Period	75	—	_	ns	Tcy = 75 ns, AD1CON3 in default state			
AD51	tRC	ADC Internal RC Oscillator Period	—	250	—	ns				
		Con	version R	ate						
AD55	tCONV	Conversion Time	_	12	_	TAD				
AD56	FCNV	Throughput Rate	—		500	ksps	AV DD $\geq 2.7V$			
AD57	tSAMP	Sample Time	—	1	_	TAD				
		Cloc	k Parame	ters						
AD61	tPSS	Sample Start Delay from setting Sample bit (SAMP)	2—		3	Tad				

TABLE 27-19: ADC CONVERSION TIMING REQUIREMENTS⁽¹⁾

Note 1: Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

28.0 PACKAGING INFORMATION

28.1 Package Marking Information

28-Lead SPDIP



28-Lead SSOP



28-Lead SOIC (.300")



28-Lead QFN





Example



Example



Example



Legend:	XXX	Customer-specific information					
	Y Year code (last digit of calendar year)						
	YY Year code (last 2 digits of calendar year)						
	WW Week code (week of January 1 is week '01')						
	NNN Alphanumeric traceability code						
	Pb-free JEDEC designator for Matte Tin (Sn)						
	* This package is Pb-free. The Pb-free JEDEC designator (e3)						
		can be found on the outer packaging for this package. $\overset{\smile}{\frown}$					
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will					
	be c arrie characters	d ov er to the nex t lin e, th us li miting the number of available s for customer-specific information.					

44-Lead QFN



Example



44-Lead TQFP



Example



28.2 Package Details

The following sections give the technical details of the packages.

28-Lead Skinny Plastic Dual In-Line (SP) – 300 mil Body [SPDIP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			INCHES			
Dimensior	n Limits	MIN	NOM	MAX			
Number of Pins	Ν		28				
Pitch	е		.100 BSC				
Top to Seating Plane	А	-	-	.200			
Molded Package Thickness	A2	.120	.135	.150			
Base to Seating Plane	A1	.015	-	-			
Shoulder to Shoulder Width	E	.290	.310	.335			
Molded Package Width	E1	.240	.285	.295			
Overall Length	D	1.345	1.365	1.400			
Tip to Seating Plane	L	.110	.130	.150			
Lead Thickness	С	.008	.010	.015			
Upper Lead Width	b1	.040	.050	.070			
Lower Lead Width	b	.014	.018	.022			
Overall Row Spacing §	eB	_	_	.430			

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010" per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-070B

28-Lead Plastic Shrink Small Outline (SS) – 5.30 mm Body [SSOP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





	Units	MILLIMETERS			
Dimensior	n Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	Α	-	-	2.00	
Molded Package Thickness	A2	1.65	1.75	1.85	
Standoff	A1	0.05	-	-	
Overall Width	E	7.40	7.80	8.20	
Molded Package Width	E1	5.00	5.30	5.60	
Overall Length	D	9.90	10.20	10.50	
Foot Length	L	0.55	0.75	0.95	
Footprint	L1	1.25 REF			
Lead Thickness	С	0.09	-	0.25	
Foot Angle	φ	0°	4°	8°	
Lead Width	b	0.22	_	0.38	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.20 mm per side.
 Dimensioning and tolerancing per ASME Y14.5M.

- BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-073B

28-Lead Plastic Small Outline (SO) – Wide, 7.50 mm Body [SOIC]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging









	Units	MILLIMETERS			
Di	mension Limits	MIN	NOM	MAX	
Number of Pins	N		28		
Pitch	е		1.27 BSC		
Overall Height	А	_	-	2.65	
Molded Package Thickness	A2	2.05	-	-	
Standoff §	A1	0.10	-	0.30	
Overall Width	E	10.30 BSC			
Molded Package Width	E1	7.50 BSC			
Overall Length	D	17.90 BSC			
Chamfer (optional)	h	0.25	-	0.75	
Foot Length	L	0.40	-	1.27	
Footprint	L1		1.40 REF		
Foot Angle Top	ф	0°	-	8°	
Lead Thickness	С	0.18	-	0.33	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	_	15°	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. § Significant Characteristic.

3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-052B

28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimens	ion Limits	MIN	NOM	MAX	
Number of Pins	Ν		28		
Pitch	е		0.65 BSC		
Overall Height	А	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	E	6.00 BSC			
Exposed Pad Width	E2	3.65	3.70	4.20	
Overall Length	D		6.00 BSC		
Exposed Pad Length	D2	3.65	3.70	4.20	
Contact Width	b	0.23	0.30	0.35	
Contact Length	L	0.50	0.55	0.70	
Contact-to-Exposed Pad	К	0.20	-	-	

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-105B
28-Lead Plastic Quad Flat, No Lead Package (ML) – 6x6 mm Body [QFN] with 0.55 mm Contact Length





Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			4.25
Optional Center Pad Length	T2			4.25
Contact Pad Spacing	C1		5.70	
Contact Pad Spacing	C2		5.70	
Contact Pad Width (X28)	X1			0.37
Contact Pad Length (X28)	Y1			1.00
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2105A

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



A3 A1 A1

	Units		MILLIMETERS	5
Dimensio	n Limits	MIN	NOM	MAX
Number of Pins	Ν		44	
Pitch	е		0.65 BSC	
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3		0.20 REF	
Overall Width	E		8.00 BSC	
Exposed Pad Width	E2	6.30	6.45	6.80
Overall Length	D		8.00 BSC	
Exposed Pad Length	D2	6.30	6.45	6.80
Contact Width	b	0.25	0.30	0.38
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	К	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated.

3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-103B

44-Lead Plastic Quad Flat, No Lead Package (ML) – 8x8 mm Body [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIMETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.65 BSC	
Optional Center Pad Width	W2			6.80
Optional Center Pad Length	T2			6.80
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Width (X44)	X1			0.35
Contact Pad Length (X44)	Y1			0.80
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2103A

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	I	MILLIMETERS	6
Dimensior	n Limits	MIN	NOM	MAX
Number of Leads	Ν		44	
Lead Pitch	е	0.80 BSC		
Overall Height	Α	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E	12.00 BSC		
Overall Length	D	12.00 BSC		
Molded Package Width	E1	10.00 BSC		
Molded Package Length	D1	10.00 BSC		
Lead Thickness	С	0.09 – 0.20		0.20
Lead Width	b	0.30	0.37	0.45
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-076B

44-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		MILLIMETERS		
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.80 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X44)	X1			0.55
Contact Pad Length (X44)	Y1			1.50
Distance Between Pads	G	0.25		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2076A

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (March 2007)

Original data sheet for the PIC24FJ64GA004 family of devices.

Revision B (March 2007)

Changes to Table 26-8; packaging diagrams updated.

Revision C (January 2008)

- Update of electrical specifications to include DC characteristics for Extended Temperature devices.
- Update for A/D converter chapter to include information on internal band gap voltage reference.
- Added "Appendix B: "Additional Guidance for PIC24FJ64GA004 Family Applications".
- General revisions to incorporate corrections included in document errata to date (DS80333).

Revision D (January 2010)

- Update of electrical specifications to include 60°C specifications for power-down current to DC characteristics.
- Removes references to JTAG programming throughout the document.
- Other minor typographic corrections throughout.

APPENDIX B: ADDITIONAL GUIDANCE FOR PIC24FJ64GA004 FAMILY APPLICATIONS

B.1 Additional Methods for Power Reduction

Devices in the PIC24FJ64GA004 family include a number of core features to significantly reduce the application's power requirements. For truly power-sensitive applications, it is pos sible to further re duce th e application's power demands by taking advantage of the d evice's re gulator ar chitecture. T hese m ethods help de crease p ower in two w ays: b y disabling th e internal voltage regulator to el iminate i ts po wer consumption, and by reducing the voltage on VDDCORE to lower t he device's dynamic cu rrent req uirements. Using these methods, it is possible to reduce Sleep currents (IPD) from 3.5 µA to 250 nA (typical values, refer t o s pecifications D C60d an d D C60g i n Table 27-6). F or dy namic p ower c onsumption, t he reduction i n V DDCORE f rom 2.5V, prov ided b v th e regulator, to 2.0V c an p rovide a po wer red uction of about 30%.

When using a regulated power source or a battery with a constant ou tput voltage, it is possible to decrease power consumption by disabling the regulator. In this case (Fi gure B-1), a s imple di ode can b e us ed to reduce the voltage from 3V or greater to the 2V-2.5V required for VDDCORE. This method is only advised on power sup plies, such as Lit hium C oin cells, w hich maintain a constant voltage over the life of the battery.

FIGURE B-1: POWER REDUCTION EXAMPLE FOR CONSTANT VOLTAGE SUPPLIES



A similar method c an be u sed for n on-regulated sources (Figure B-2). In this case, it can be beneficial to use a low quiescent current external voltage regulator. Devices such as the MCP1700 consume only 1 μ A to r egulate t o 2V or 2. 5V, which is lower than the current required to power the internal voltage regulator.

FIGURE B-2: POWER REDUCTION EXAMPLE FOR NON-REGULATED SUPPLIES



INDEX

Α

A/D Converter	
Analog Input Model	
Transfer Function	
Additional Guidance for Family Applications	
Assembler	
MPASM Assembler	

В

Block Diagrams	
10-Bit High-Speed A/D Converter1	92
Accessing Program Memory with	
Table Instructions	47
Addressable PMP Example1	74
CALL Stack Frame	45
Comparator Operating Modes2	201
Comparator Voltage Reference	205
CPU Programmer's Model	27
CRC Reconfigured for Polynomial	88
CRC Shifter Details 1	87
Data Access From Program Space	
Address Generation	46
I ² C Module 1	52
Input Capture 1	33
Legacy PMP Example1	74
On-Chip Regulator Connections	212
Output Compare1	38
PIC24F CPU Core	26
PIC24FJ64GA004 Family (General)	12
PMP	
Master Port Examples 174–1	76
PMP Module Overview1	67
PSV Operation	48
Reset System	55
RTCC 1	77
Shared I/O Port Structure 1	05
Simplified UART1	59
SPI Master/Frame Master Connection1	49
SPI Master/Frame Slave Connection1	49
SPI Master/Slave Connection (Enhanced	
Buffer Mode) 1	48
SPI Master/Slave Connection (Standard Mode) 1	48
SPI Slave/Frame Master Connection1	49
SPI Slave/Frame Slave Connection1	49
SPIx Module (Enhanced Mode) 1	43
SPIx Module (Standard Mode)1	42
System Clock Diagram	95
Timer1 1	25
Timer2 and Timer4 (16-Bit Modes)1	29
Timer2/3 and Timer4/5 (32-Bit Mode)1	28
Timer3 and Timer5 (16-Bit Modes)1	29
Watchdog Timer (WDT)	214

С

C Compilers	
MPLAB C18	218
MPLAB C30	218
Code Examples	
Basic Clock Switching Example	101
Configuring UART 1 Input and Output	
Functions (PPS)	110
Erasing a Program Memory Block	52
I/O Port Read/Write	106
Initiating a Programming Sequence	53
Loading the Write Buffers	53
Single-Word Flash Programming	54
Code Protection	214
Configuration Bits	207
Core Features	9
CPU	
ALU	29
Control Registers	28
Core Registers	27
Programmer's Model	25
CRC	
CRCXOR Register	190
Operation in Power Save Modes	188
User Interface	188
Customer Change Notification Service	265
Customer Notification Service	265
Customer Support	265

D

Data Memory	
Address Space	33
Memory Map	33
Near Data Space	
Organization	
SFR Space	
Software Stack	45
Development Support	217
Device Features (Summary)	11
DISVREG Pin	212
Doze Mode	104

Ε

Electrical Characteristics	
A/D Specifications	244
Absolute Maximum Ratings	229
Current Specifications	233–237
I/O Pin Specifications	238–239
Internal Clock Specifications	242
Load Conditions and Requirements for	
AC Characteristics	240
Program Memory Specifications	239
Thermal Operating Conditions	231
V/F Graphs	230
Voltage Ratings	232
Voltage Regulator Specifications	239

PIC24FJ64GA004 FAMILY

Equations

A/D Clock Conversion Period	
Baud Rate Reload Calculation	153
Calculating the PWM Period	
Calculation for Maximum PWM Resolution	136
Device and SPI Clock Speed Relationship	150
UART Baud Rate with BRGH = 0	
UART Baud Rate with BRGH = 1	
Errata	8

F

Flash Configuration Words	32, 207–210
Flash Program Memory	
and Table Instructions	
Enhanced ICSP Operation	50
Programming Algorithm	
RTSP Operation	50
Single-Word Programming	

1			
I/O Ports			
Analog Port Configuration	6		
Input Change Notification106	6		
Open-Drain Configuration	6		
Parallel (PIO)105	5		
Peripheral Pin Select 107	7		
Pull-ups	6		
l ² C			
Clock Rates	3		
Peripheral Remapping Options 151	1		
Reserved Addresses153	3		
Slave Address Masking 153	3		
Idle Mode 104	4		
Instruction Set			
Overview	3		
Summary221	1		
Instruction-Based Power-Saving Modes 103	3		
Inter-Integrated Circuit. See I ² C151	1		
Internet Address	5		
Interrupts			
Alternate Interrupt Vector Table (AIVT)61	1		
and Reset Sequence61	1		
Implemented Vectors63	3		
Interrupt Vector Table (IVT)61	1		
Registers 64–92	2		
Setup and Service Procedures93	3		
Trap Vectors62	2		
Vector Table62	2		
1			
JIAG Interface			

Μ

Microchip Internet Web Site	
MPLAB ASM30 Assembler, Linker, Librarian	218
MPLAB ICD 2 In-Circuit Debugger	219
MPLAB ICE 2000 High-Performance Universal	
In-Circuit Emulator	219
MPLAB Integrated Development Environment	
Software	217
MPLAB PM3 Device Programmer	219
MPLAB REAL ICE In-Circuit Emulator System	219
MPLINK Object Linker/MPLIB Object Librarian	218

Ν

Near Data Space	34
0	
Oscillator Configuration	
Clock Switching	100
Sequence	
Initial Configuration on POR	
Oscillator Modes	
Output Compare	
PWM Mode	136
Period and Duty Cycle Calculation	137
Single Output Pulse Generation	135
P	
Packaging	
Details	249
Marking	247
Parallel Master Port. See PMP	167
Peripheral Enable Bits	104
Peripheral Module Disable (PMD) bits	104
Peripheral Pin Select (PPS)	107
Available Peripherals and Pins	107
Configuration Control	109
Considerations for Use	110
Input Mapping	107
Mapping Exceptions	109
Output Mapping	108
Peripheral Priority	107
Registers	111–124
PICSTART Plus Development Programmer	220
Pinout Descriptions	13–18
Master Port Examples	174–176
Power-Saving Features	103
Power-up Requirements	213
Product Identification System	267
Program Memory	
Access Using Table Instructions	
Address Construction	
Address Space	
Flash Configuration Words	
Memory Map.	
Organization	
Program Space Visibility	
Pulse-Width Modulation. See PWM	
R	
Reader Response	266
Reduct Response	
A/D Converter (ADC)	11
Clock Control	۱ ب ۸۸
Dual Comparator	۲۲ 12
	ב י 22
ICN	
Innut Canture	
Interrunt Controller	זב סב
NIVM	
Output Compare	44 20
Pad Configuration	00 ۱۸
Parallel Master/Slave Port	40 ۱۸
Perinheral Pin Select	41 12
	43 ۸ ۸
ı الالال	

PIC24FJ64GA004 FAMILY

PORTA	40
PORTB	40
PORTC	40
Real-Time Clock and Calendar (RTCC)	42
SPI	39
Timers	37
UART	39
Registers	
AD1CHS (A/D Input Select)	196
AD1CON1 (A/D Control 1)	193
AD1CON2 (A/D Control 2)	194
AD1CON3 (A/D Control 3)	195
AD1CSSL (A/D Input Scan Select)	197
AD1PCFG (A/D Port Configuration)	197
ALCEGRPT (Alarm Configuration)	181
ALMINSEC (Alarm Minutes and	405
Seconds Value)	185
ALMIHDY (Alarm Month and Day Value)	184
ALWDHR (Alarm Weekday and Hours Value)	184
	99
	202
	65
	29
CRUCON (CRU CONTROL)	189
CVRCON (CRC XOR Polyholilia)	190
Reference Centrel)	206
CW1 (Elash Configuration Word 1)	200
CW2 (Flash Configuration Word 2)	200
DEV/ID (Device ID)	210
DEVID (Device ID)	2 I I 211
	2 1 1
I2CxMSK (I2Cx Slave Mode Address Mask)	158
I2CxSTAT (I2Cx Status)	156
ICxCON (Input Capture x Control)	134
IFCn (Interrupt Enable Control 0-4)	73–77
IFSn (Interrupt Flag Status 0-4)	68–72
INTCON1 (Interrupt Control 1)	66
INTCON2 (Interrupt Control 2)	67
IPCn (Interrupt Priority Control 0-18)	78–92
MINSEC (RTCC Minutes and Seconds Value)	183
MTHDY (RTCC Month and Day Value)	182
NVMCON (Flash Memory Control)	51
OCxCON (Output Compare x Control)	139
OSCCON (Oscillator Control)	97
OSCTUN (FRC Oscillator Tune)	100
PADCFG1 (Pad Configuration Control) 17	3, 180
PMADDR (PMP Address)	171
PMAEN (PMP Enable)	171
PMCON (PMP Control)	168
PMMODE (PMP Mode)	170
PMPSTAT (PMP Status)	172
RCFGCAL (RTCC Calibration	
and Configuration)	179
RCON (Reset Control)	56
RPINRn (PPS Input Mapping 0-23) 11	1–117
RPORn (PPS Output Mapping 0-12)	8–124
SPIXCON1 (SPIX Control 1)	146
SPIXCON2 (SPIX Control 2)	147
SPIXSTAT (SPIX Status and Control)	144
SK (ALU STATUS)	28,65
TUCON (Timer'i Control)	126
TVCON (Timer2 and Timer4 Control)	130
I YCON (TIMEr3 and TIMEr5 Control)	131
	162

UxRXREG (UARTx Receive)	166
UxSTA (UARTx Status and Control)	164
UxTXREG (UARTx Transmit)	166
WKDYHR (RTCC Weekday and Hours Value)	183
YEAR (RTCC Year Value)	182
Resets	
Clock Source Selection	57
Delay Times	58
RCON Flags Operation	57
SFR States	59
Revision History	259
RTCC	
Alarm Configuration	186
Calibration	185
Register Mapping	178

S

Serial Peripheral Interface. See SPI	141
SFR Space	34
Slective Peripheral Power Control	104
Sleep Mode	103
Software Simulator (MPLAB SIM)	218
Software Stack	45

т

Timer1	125
Timer2/3 and Timer4/5	127
Timing Diagrams	
CLKO and I/O Timing	243
External Clock Timing	241

U U/

JAR	RT	
	Baud Rate Generator (BRG)	160
	Break and Sync Sequence	161
	IrDA Support	161
	Operation of UxCTS and UxRTS Control Pins	161
	Receiving	161
	Transmitting	161

V

VDDCORE/VCAP pin	
Voltage Regulator (On-Chip)	
and BOR	
and POR	
Standby Mode	
Tracking Mode	212
w	

Watchdog Timer (WDT)	213
Winowed Operation	214
WWW Address	265
WWW, On-Line Support	8

NOTES:

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to m ake fi les an d i nformation e asily av ailable to customers. Accessible by using your favorite Internet browser, th e w eb si te c ontains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's c ustomer notification s ervice h elps keep customers current on Microchip products. Subscribers will r eceive e-mail notification w henever t here are changes, upd ates, rev isions or errat a related to a specified product family or development tool of interest.

To register, access t he Microchip w eb s ite a t www.microchip.com, c lick o n Customer C hange Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip p roducts c an rec eive as sistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers sh ould con tact the ir dis tributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A lis ting of s ales offices and lo cations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
Fron	n: Name		
	Company		
	Address		
	City / State / ZIP / Country		
	Telephone: ()	FAX: ()	
Appl	ication (optional):		
Wou	ld you like a reply? <u>Y</u>		
Devi	ce: LPIC24FJ64GA004 Family	rature Number: DS39881D	
Que	stions:		
1. \	What are the best features of this doc	ument?	
-			
2. I	How does this document meet your h	ardware and software development needs?	
_			
-			
3. I	Do you find the organization of this document easy to follow? If not, why?		
-			
-			
4. \	4. What additions to the document do you think would enhance the structure and subject?		
-			
-			
5. \	5. What deletions from the document could be made without affecting the overall usefulness?		
-			
-			
6. I	3. Is there any incorrect or misleading information (what and where)?		
-			
<i>1</i> . I	7. How would you improve this document?		
-			
-			

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Microchip Trader Architecture — Flash Memory Fa Program Memory Product Group Pin Count — Tape and Reel Fl Temperature Ran Package — Pattern —	PIC 24 FJ 64 GA0 04 T - 1 / PT - XXX nark	 Examples: a) PIC24FJ32GA002-I/ML: General purpose PIC24F, 32-Kbyte program memory, 28-pin, Industrial temp., QFN package. b) PIC24FJ64GA004-E/PT: General purpose PIC24F, 64-Kbyte program memory, 44-pin, Extended temp., TQFP package.
Architecture	24 = 16-bit modified Harvard without DSP	
Flash Memory Family	FJ = Flash program memory	
Product Group	GA0 = General purpose microcontrollers	
Pin Count	02 = 28-pin 04 = 44-pin	
Temperature Range	E = -40°C to +125°C (Extended) I= -40°C to +85°C (Industrial)	
Package	SP = SPDIP SO = SOIC SS = SSOP ML = QFN PT = TQFP	
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10