


Product Summary		
V _{DS} (V)	I _D (A)	R _{DS(ON)} (mΩ) Max
20V	6A	30 @ V _{GS} = 4.0V
		40 @ V _{GS} = 2.5V



FEATURES

Super high dense cell design for low R_{DS(ON)}.

Rugged and reliable.

SOP-8 package.

Pb Free.

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	20	V
Gate-Source Voltage	V _{GS}	± 10	V
Drain Current-Continuous @ T _c = 25°C -Pulsed ^b	I _D	6	A
Drain-Source Diode Forward Current ^a	I _{DM}	35	A
Maximum Power Dissipation ^a	I _s	1.7	A
Operating Junction and Storage Temperature Range	P _D	2	W
T _J , T _{STG}		-55 to 150	°C

THERMAL CHARACTERISTICS

Thermal Resistance, Junction-to-Ambient ^a	R _{JA}	62.5	°C/W
--	-----------------	------	------



South Sea Semiconductor







SSM9926A

N-Channel Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Condition	Min	Typ ^c	Max	Unit
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_{\text{D}}=250 \mu\text{A}$	20			V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}}=16\text{V}, \text{V}_{\text{GS}}=0\text{V}$			1	μA
Gate-Body Leakage	I_{GSS}	$\text{V}_{\text{GS}}= \pm 10\text{V}, \text{V}_{\text{DS}}=0\text{V}$			± 100	nA
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{DS}}=\text{V}_{\text{GS}}, \text{I}_{\text{D}}=250 \mu\text{A}$	0.5	0.8	1.5	V
Drain-Source On-State Resistance	$\text{R}_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=4.0\text{V}, \text{I}_{\text{D}}=6\text{A}$		25	30	m
		$\text{V}_{\text{GS}}=2.5\text{V}, \text{I}_{\text{D}}=3\text{A}$		35	40	
On-State Drain Current	$\text{I}_{\text{D}(\text{ON})}$	$\text{V}_{\text{DS}}=5\text{V}, \text{V}_{\text{GS}}=4\text{V}$	30			A
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}}=5\text{V}, \text{I}_{\text{D}}=4\text{A}$		12		S
Input Capacitance	C_{ISS}	$\text{V}_{\text{DS}}=8\text{V}$		810		pF
Output Capacitance	C_{OSS}	$\text{V}_{\text{GS}}=0\text{V}$		155		
Reverse Transfer Capacitance	C_{RSS}	$f=1.0\text{MHz}$		125		
Turn-On Delay Time	$t_{\text{D}(\text{ON})}$	$\text{V}_{\text{DD}}=10\text{V}, \text{I}_{\text{D}}=1\text{A}, \text{V}_{\text{GEN}}=4.5\text{V}, \text{R}_{\text{GEN}}=10 \Omega, \text{R}_{\text{L}}=10$		18		ns
Rise Time	t_{r}			5		
Turn-Off Delay Time	$t_{\text{D}(\text{OFF})}$			44		
Fall Time	t_{f}			20		
Total Gate Charge	Q_{g}	$\text{V}_{\text{DS}}=10\text{V}, \text{I}_{\text{D}}=4\text{A}, \text{V}_{\text{GS}}=4.5\text{V}$		11		nC
Gate-Source Charge	Q_{gs}			3		
Gate-Drain Charge	Q_{gd}			2.5		
Diode Forward Voltage	V_{SD}	$\text{V}_{\text{GS}}=0\text{V}, \text{I}_{\text{D}}=1\text{A}$		0.8	1.2	V

Notes :

- Surface Mounted on FR4 Board, $t \leq 10$ sec.
- Pulse Test : Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2\%$.
- Guaranteed by design, not subject to production testing.






Figure 7. Transconductance Variation with Drain Current




Figure 8. Body Diode Forward Voltage Variation with Source Current




Figure 9. Gate Charge




Figure 10. Maximum Safe Operating Area




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms




Figure 13. Normalized Thermal Transient Impedance Curve