# AN7292NSC, AN7292NFBP


# FM-IF, Detector, Noise Canceler, MPX Demodulator IC


## Overview

The AN7292NSC and AN7292NFBP are ICs, incorporating FM-IF/Det. for car radio, PNL, MPX section into a single chip. The SD and frequency band mute function are added to their basic-construction same as of the AN7291SC/FBP and they have also some improved temperature characteristics.


#### Features


- Functions conventionally separated in two chips (IF/Det., PNL/MPX) incorporated into a single chip
- High IF sensitivity
- With IF counter output, SD output, SEEK sensitivity adjuster
- Adjustment-free VCO (Ceramic lock 912kHz)
- Fewer external components required (fewer capacitors with large capacitance)
- Good linearity of control voltage and wide adjustable range
- Amp. for multipath detection built-in
- Frequency band mute function





## ■Block Diagram







# Pin No. Correspondence Table

AN7292NSC	1	2	3	4	5	6	7	8	9	10	di	12	13	14	15	16	17	18	19	20	21
AN7292NFBP	44	45	46	47	1	2	3	4	5	6	7	8	9	10	11	14	15	16	17	18	19
AN7292NSC	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42
AN7292NFBP	20	21	22	23	25	26	27	28	29	30	31	32	33	34	35	36	38	39	40	41	42

<sup>\*</sup>Pin 12,13,24,37,43 and 48 of the AN7292NFBP are NC.

## Absolute Maximum Ratings ( $Ta = 25^{\circ}C$ )

Parameter	Symbol	Rating	Unit
Supply Voltage	V <sub>cc</sub>	9.6	V
Supply Current	$I_{CC}$	43	mA
Power Dissipation (Ta=75℃)	P <sub>D</sub>	787 Note1) /670 Note2)	mW
Operating Ambient Temperature	$T_{opr}$	-30~+80	°C
Storage Temperature	T <sub>stg</sub>	-55~+125	°C

Note1) AN7292NSC Note2) AN7292NFBP

## Recommended Operating Range ( $Ta = 25^{\circ}C$ )


Parameter	Symbol	Range			
Operating Supply Voltage Range	V <sub>cc</sub>	7.2V~9.6V			

<sup>\*</sup> Pin numbers used below are for the AN7292NSC. For the AN7292NFBP, refer to Pin No. Correspondence Table.

# ■ Electrical Characteristics ( $V_{CC}$ =8V, $f_{in}$ =10.7MHz, $f_{Mod.}$ =1kHz 30%FM, Ta=25°C)

Parameter	Symbol	Condition	min.	typ.	max.	Unit
Control Voltage (1)	V <sub>CI</sub>	No input, Pin② DC voltage	0.1	0.5	0.9	V
Control Voltage (2)	$V_{C2}$	V <sub>in</sub> =40dB <sub>\(\mu\)</sub> , Pin\(\text{2}\) DC voltage	1.05	1.50	1.95	V
Control Voltage (3)	$V_{C3}$	V <sub>in</sub> =70dBμ, Pin② DC voltage	2.55	3.25	3.95	V
Control Voltage (4)	V <sub>C4</sub>	V <sub>in</sub> =100dBμ, Pin② DC voltage	4.15	5.10	5.95	V
Control Voltage (5)	V <sub>C5</sub>	$V_{C5} = V_{C3} - V_{C2}$	1.55	1.75	1.95	V
Control Voltage (6)	V <sub>C6</sub>	$V_{C6} = V_{C4} - V_{C3}$	1.65	1.85	2.05	V
AFC Offset Voltage	V <sub>AFC</sub>	No signal input, DC voltage between Pin 3 and 39	-0.065	0	0.065	V
Output Level L	V <sub>OL</sub>	V <sub>in</sub> =70dB <sub>µ</sub> , Pin <sup>1</sup> AC voltage	105	125	145	mVrms
Output Level R	V <sub>OR</sub>	V <sub>in</sub> =70dBμ, Pin  AC voltage	105	125	145	mVrms
Channel Balance	СВ	$CB = 20\log (V_{OL}/V_{OR})$	-1	. 0	1	dB
Limiting Sensitivity	V <sub>lim</sub>	V <sub>OL</sub> =0dB, Input level at which input Pin <sup>®</sup> AC voltage decreases by 3dB	<u>C</u> 18	24	28	dBμV
Residual Pilot Voltage	V <sub>PC</sub>	V <sub>in</sub> =70dBμ, Pilot signal 10% modulation, Pin <sup>(2)</sup> AC voltage	<u> </u>	7	14	mVrms
Stereo Lamp ON Level	Lamp (ON)	Modulation only by pilot signal. Pin® DC voltage < 2V	2.0	4.7	6.3	%
Stereo Lamp OFF Level	Lamp (OFF)	Modulation only by pilot signal. Stereo lamp ON/OFF level ratio	2	4.5	7	dB
Separation Lch	Sep. L	V <sub>in</sub> =70dBμ, L+R=90% Pilot 10%	22	35		dB
Separation Rch	Sep. R	V <sub>in</sub> =70dB <sub>\mu</sub> , L+R=90% Pilot 10%	22	35	110	dB
Capture range	CR	V <sub>in</sub> =70dBμ, Pilot signal 8% modulation	±0.45	±1	<u> </u>	%
Counter Output Level (1)	V <sub>IFI</sub>	V <sub>in</sub> =70dBµ, Pin@=0V, Pin@10.7MHz output voltage	0		5	mVrms
Counter Output Level (2)	V <sub>1F2</sub>	V <sub>in</sub> =70dBµ, Pin@=V <sub>CC</sub> , Pin®AC output voltage	50	65	80	mVrms
Supply Current	$I_{tot}$	No input, Pin 🗓 = 0V	29.5	36.5	43.5	mA
Monaural THD (Lch)	THDL	Monaural input 400mV, 1kHz, Lch distortion	0/2.27	0.15	0.3	%_
Monaural THD (Rch)	THDR	Monaural input 400mV, 1kHz, Rch distortion	_	0.15	0.3	%
Stereo THD (Lch)	THD SL	Stereo, L+R= $360$ mV, V <sub>P</sub> = $40$ mV, Lch distortion		0.15	0.3	%
Stereo THD (Rch)	THD SR	Stereo, L+R= $360$ mV, V <sub>P</sub> = $40$ mV, Rch distortion		0.15	0.3	%
AGC Voltage (1)	V <sub>AGC1</sub>	Input = $0$ mVrms, $R_S$ = $600 \Omega$ , Pin $\bigcirc$ DC voltage		0	0.4	V
AGC Voltage (2)	V <sub>AGC2</sub>	Input V <sub>in2</sub> =2mVrms, 150kHz, Pin② DC voltage	1.3	1.48	1.65	V
Noise Detection Voltage	V <sub>DET</sub>	V <sub>in2</sub> =100mVrms, 150kHz, Pin② DC voltage		0	0.3	V
Gate Pulse Width	PW	$V_{in2} = 0.3 V_{P-P}$ , $tw = 1/\mu s$ f = 1 kHz, $Pin 2$ output	23	28	33	μs
Residual Noise Voltage	$V_{NR}$	$V_{in2} = 1V_{P-P}$ , $tw = 10\mu s$ , $f = 1kHz$ , Input through LPF, Lch output		0	0.7	mVrms
SD Frequency Band Width	SDW	Frequency band width when SD output is 4.5V or more (V29=2V)	60	100	140	kHz
SD Sensitivity	SDS	Input when SD output is 4.5V or more (V29=2V)	38	44	56	dΒμ


## Application Circuit




ICs for Tuner

IFT ZIF-5EB020A (Matsushita)

## ■ Description on Pins Show in the Diagram of the Application Circuit




\*2 HPF for multipath detection Too low fc decreases Sep. at high modulation




\*4 Capacitor for S-meter detection 0.1 to 1µF at multipath detection






Insert C if noise is conspicuous.



\*8 f (time) setting at ATC ON

- \*9 75µs for de-emphasis
- \*10 Pin  $\widehat{\mathbb{Q}}$  input Amp. = 400k  $\Omega$  0.1 $\mu$  is min.
  The larger the better
- \*11 ① Soft mute time constant setting ② SD rise time constant




- \*12 For pilot detection If small, lamp on, malfunction
- \*13  $3.9V < V_{15} < V_{CC} \cdots V_{CO}$  stop  $1.7V < V_{15} < 3.2V \cdots$  Forced monaural  $0V < V_{15} < 1.0V \cdots$  Stereo mode
  - When Pin is not used, preferably insert C between V<sub>CC</sub>.




\*14 For pilot canceler


Pseudo sine wave output: c=6800pF to 0.015/4F



- \*16 IF counter output (Keep it away from input)
- \*17  $V_{29} < 0.2V$ ···IF counter OFF  $V_{29} > 1V$ ···IF counter ON



\*19 Several kΩ THD improved



Soft mute adj.

- \*22 Regulator by-pass (Pay attention to GND location)
- \*23 Change to applications.
- \*24 1st limiter bypass (Pay attention to GND location)

# ■ Pin Description (AN7292NSC)

Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
1	V <sub>CONT.</sub> Adj.	DC≃3.5V	Low	O V <sub>ref</sub>
2	V <sub>CONT.</sub> OUT (Level Meter)	0 → Signal Input Level	200 Ω	200Ω W \$57kΩ
6	ATC Adj.	$V_6 = \frac{R_6}{57k\Omega + R_6} V_2$	57kΩ	
3	AMDC IN	DC about 1.9V	Low	3 V(τ' 5V 65kΩ
4	AMDC Peak Det.	Normal   Multipath input	Rise Low Fall 330k Ω	1.9V 330kΩ \$ 1111 1111 1111 1111 1111 1111 1111
5	AMDC Adj.	DC about 2.3V or less  : Automatic Multi Path Distortion C	14.5kΩ	ASC $0k\Omega$ $04.2V$ $04$
	NOTE) ANDC	. Automatic Muti Fatti Distortion C	ancinci	
7	Separation Adj.	DC (max.)≈1.2V AC=0~V <sub>11</sub>	2kΩ	7-W-3.6kΩ



Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
8	ATC L. P. F	Same as $V_{\rm B}$ , however level of high frequency band down by external capacitor $V_{\rm DC} \approx 2V$	5.1kΩ	5.1kΩ (8) (8)
9	L-ch. OUT	AC varies with input condition.	3.3k Ω	9 Vec
10	R-ch. OUT	AC varies with input condition.	3.3k Ω	≥ 3.3kΩ 3.3kΩ ≥ 1117 1117
11	MPX. IN	AC: Same as for Pin <sup>1</sup> DC=1.3V	400k Ω	O Vec
12	NC. OUT	≃V <sub>IX</sub> =V <sub>O IFM Det.J</sub> DC 2V	lkΩ	27)
27	NC. Hold	$V_{(AC)} \cong V_{D}$ $V_{(DC)} \cong 3.3V$	Low	400kΩ
13	Soft Mute Time Const.	DC≃0V~4.1V	25kΩ	25kΩ 200kΩ \$ 200Ω 777 13 777

		Cont.) (AN7292NSC)	101	F : 1 6: :
Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
14	Pilot Det. L. P. F	DC≈V <sub>CC</sub> −1.4V	$R = 36k \Omega$	Vec R
18	Pi. Can. Control L. P. F	$DC \approx V_{CC} - 1.4V$	$R = 68k\Omega$	18 (14) (18) (18) (18)
		Pin Voltage Demodulation LED Pilot Can. VCO		9 V <sub>rc</sub>
15	ST/Mono. Control	0V~1V	High	$\begin{array}{c c} 1.7k\Omega \\ 0V \sim V_{CC} \\ DC IN & \ge 15k\Omega \text{ or more} \end{array}$
		3.9V~V <sub>cc</sub> × × × ×		7.1000 HT
16	PLL L. P. F	DC≃4.3V	R=66kΩ	05.2V R R R R R R R M M M
17	VCO (Ceramic resonator Pin)	f=912kHz AC≃3V <sub>P</sub> p	High	O 5.2V
19	Pi. Can. Quasi — sin	$f = 19kHz$ $AC \approx 100mV_{P-P}$	Se liftigi m	2.5 V Ο 10 κΩ 19



Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
20	AGC Amp. L. P. F	DC≃3.5V AC is noise.	6.2k Ω	6.2kΩ 2.7kΩ
21	Pulse Amp. L. P. F	DC≃4.2V AC is noise.	2.7kΩ	6.2kΩ 2.7kΩ 2.7kΩ 20 mm 20
22	Gate Time Adj.	OV Normal	Usually High Low at Operation	22)-w
23	Noise Amp. AGC	0V → Noise Level	l0 Rise 15kΩ Fall High	1.5kΩ 3kΩ Vec (23) }
24	NC IN	2.5V	500k Ω	24) 500k Ω ξ 2.5V
25	NC H. P. F	Level of low frequency band down from Pin waveform. DC is determined by external voltage (4.2V).	High	19pF 270k Ω 23 2.5v
26	IF Det. OUT	(Varies with input conditions)	3.3kΩ	3.3kΩ Θ ππ
28	IF Count Out SD Out	DC≒5V (at tuning)	IkΩ	1kΩ 10kΩ 10kΩ


Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
- 29	SCC (Seek Sence. Adj.)	Apply bias voltage from outside.  IF counter stops when V29< 0.3V, SD=L fixed	200k Ω	29 × V(13)  *** *** *** *** *** *** *** *** ***
30	AFC OUT	4.2V  → f <sub>in 1 F1</sub>	50kΩ	31) \$50k Ω 4.2V
31	V <sub>cc</sub>	8V	Low	Nich III
32	Quad. IN	DC=8V (Determined by external voltage) < 90 phase shift	High	33 32 0 0 V <sub>cc</sub>
33	Limitter OUT	7.6V	500Ω	500Ω NO THE STATE OF THE STATE
34	Soft Mute Adj.	Voltage input from outside $0V \sim V_{\rm ref}$ (4.2V)	High	34 - W - 100 Ω - 1111
35	LED Driver	At stereo DC=0V~0.5V  At monaural Determined by external voltage	Low High	V <sub>cc</sub> o (35)
36	2nd IF IN	≃0V	300Ω	300 Ω \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$ \$



Pin No.	Pin Name	Pin Waveform, Voltage	I/O Impedance	Equivalent Circuit
37	System GND	0V	Low	
38	IF1 Limitter OUT	f=10.7MHz	300 Ω	300 Ω O 4.2V
39	V <sub>ref</sub>	4.2V constant voltage	Low	V <sub>tet</sub> 39
40	IF GND		Low	4.2V Q \geq 10kΩ
41	IF Amp. Bypass	DC=3.1V	7.5k Ω	42 300Ω 41 300Ω \$30kΩ
42	IF IN	DC=3.1V AC=V <sub>in (IF)</sub>	300 Ω	40


### Characteristic Curve

①Measuring Condition at IF Input





Unless otherwise specified,  $V_{CC}\!=\!8V,~f_{\rm in}\!=\!10.7MHz$  FM Modulation 30%, 400Hz,  $V_{\rm in}\!=\!70dB\mu$ 


2 Measuring Condition at NC Input





Unless otherwise specified,  $V_{CC}\!=\!8V, f_{in}\!=\!1kHz,$   $V_{in}\!=\!400mV$  (Monaural)  $L\!+\!R\!=\!360mV$  (Stereo)  $V_{P}\!=\!40mV$  (Stereo)



















































## Supplementary Explanation


# [1] On Multipath Distortion Preventive Circuit (AN7292NSC pin numbers are used below)

#### 1. Principle

Multipath distortion is apt to increase especially in the stereo receiving mode. In consideration of this phenomenon, the AN7292NSC has been designed so as to suppress the feeling of physical disorder incidental to multipath noise bydegrading the separation against multipath distortion.

Detection method: Detection of AM components included in control voltage (level meter) output
Separation method: Operation of conventional ASC circuit by conversion of detected AM components into DC voltage

#### 2. Circuit and Operation



# (1) Operation in a state free from multipath (Operation as ASC)


The control voltage of @ is sent to the ASC through the two operational amplifiers. The gradient of the characteristics curve can be set by  $R_3/R_1$ , and the start point can be set by  $VR_1$ .


### (2) Operation in a state exposed to multipath


The variation to appear in the control voltage on account of multipath distortion is put to AM detection, and the DC voltage to the ASC is suitably lowered to degrade the separation.

The frequency characteristics of the AM components are adjusted through  $C_1$  shown in the sketch, and the AM components are put to peak value detection by  $R_4$ ,  $C_2$ .

### 3. Actual Operation Example







## [2] SD/Frequency Band Mute

#### 1. Operation

The figure shown below is a block diagram of SD/Frequency Band Mute of the AN7292NSC.


The frequency band signal obtained from the AFC voltage of Pin® is applied to Pin®. If V13<V29, comparing the voltage between Pin® and Pin®, (sensitivity adjustment) SD=H and the band signal is outputted to Pin®.


The band mute width and SD band width become equal, because the band mute is applied by using the voltage of Pin(3).

The AC components are superimposed to SD voltage (DC) of Pin and IF counter output is outputted.

#### 2. How to use

- (1) The SD band is adjusted by R1 between Pin<sup>3</sup> and Pin<sup>3</sup>. Also, the SD sensitivity is adjusted by the voltage of Pin<sup>2</sup>. These can be independently set.
- (2) To determine the SD rise speed and percentage modulation characteristics, C1 of Pin<sup>3</sup>, C3 of Pin<sup>3</sup> and R2 of C2 of Pin<sup>3</sup> work.






<sup>•</sup> IF counter  $\overrightarrow{ON}$  when  $\overrightarrow{SD} = H$ .



- C1 of Pin® relates to SD at large percentage modulation.(0.33 $\mu$  ~0.47 $\mu$ F) \*\*It must be increased when THD in the low frequency band is deteriorated. (up to 3.3 $\mu$ F)
- C3 of Pin determines the time to SD rise after signal input. The rise time is about 1ms at 1000pF and about 2ms at 4700pF.
- R2/C2 of Pin<sup>®</sup> is a filter decreasing the IF counter components and relates to the speed of rise components.




For these topics, refer to the data.

#### 3. Miscellaneous

The SD of AN7292NSC has the function to narrow the band width when the voltage of Pin4 increases to 1.9V or more.

It works so as to increase the inclination of S-curve to operate the SD band mute more positively when signals are disrupted.



SD band variable

## [3] Selection Standard of Noise Canceler Resistance Value




Fig.1 Pulse Noise Limiter (PNL) Block Diagram

#### (1) Relation to field strength

#### 1. In weak electric field

In a weak electric field where noise is apt to increase, the AGC effectively controls the PNL operation.

- b) In case operation error is frequently caused by overmodulation. Suitably increase the value of  $R_{HPF}$  between Pin23 and 39  $R_{HPF}$  (47k  $\Omega$  to 470k  $\Omega$ )

#### 2. In medium to strong electric field

In a medium to strong electric field relatively free from noise generation, the AGC becomes less effective and noise is detected almost at the maximum sensitivity.

a) In case the detection sensitivity is too high

Suitably decrease the value of Suitably decrease the value of  $R_{HPF}$  between Pin and  $39 (10k \Omega)$  to  $47k \Omega$ ).

## 3. In every electric filed

- a) In case the detection sensitivity is excellent but the PNL effect deteriorated due to holding level fluctuation by noise, suitably increase the resistance value of the resistor connected in series with the Pin $\mathfrak D$  holding capacitor (1k  $\Omega$  to 4.7k  $\Omega$ ).
- b) In case noise of the gate pulse itself is conspicuous, suitably narrow the gate pulse width by decreasing the resistance value of the Pin@ resistor (3k  $\Omega$  to 6.8k  $\Omega$ ).



#### (2) Selection of AGC Resistor RAGC Pin 23


Pin $\$ is the AGC LPF, and enables AGC effective level adjustment. The equivalent circuit in the vicinity of this pin has been so constituted as shown in Fig. 2, and the output impedance at the charging time is  $15k\Omega$  while the input impedance at the discharging time is about  $1M\Omega$ .


The standard value of  $R_{AGC}$  is  $330k\,\Omega$ , but in case operation error is frequently caused in a weak electric field by white noise, selectively increase the value of  $R_{AGC}$  to a suitable level between  $200k\,\Omega$  and  $1M\,\Omega$ . So long as the value of  $R_{AGC}$  was properly increased, the AGC voltage proportionally becomes higher to prolong the discharging time constant, and the rate of operation error sharply drops with decrease of the gain of the AGC Amp. (Though Pin ), the noise components are put to peak (envelope) detection. Even if the value of  $R_{AGC}$  was increased, the charging time and voltage remain almost unchanged because  $Z_0 = 15k\,\Omega$ .)

#### (3) Selection of HPF Resistor RHPF Pin 25

When the resistance value R<sub>HPF</sub> of the resistor between Pin<sup>2</sup> and was increased, the cut-off frequency of the HPF proportionally becomes lower.

The standard value of  $R_{HPF}$  is 330k  $\Omega$ , but in case operation error is frequently caused in a weak electric field by white noise at the modulation time or non-modulation time, selectively increase this  $R_{HPF}$  to a suitable value not exceeding 470k  $\Omega$ .





## [4] Precautions on PNL Use

Care should be taken to use the PNL, because under the following conditions, in the PNL circuit of this IC, the output wave form may be distorted due to oscillation.

#### 1. Oscillation conditions

When the PNL is used under the conditions described in the following items (1) to (3) and the PNL – AGC voltage (Pin voltage) becomes 2.3V or more, oscillation may occur.

- (1) The PNL input frequency is 15kHz or more and 500mVrms is exceeded.
- (2) The voltage of AGC pin (Pin23) is forced to exceed the above voltage.
- (3) The voltage AC or DC of +/- several ten mV or more is directly applied to the PNL filter pins (Pin2) and Pin2). The oscillation occurrence depends on  $V_{CC}$ .

The oscillation can not be stopped unless  $V_{CC}$  is much increased, if it occurs. The above three conditions are not given under the normal operation, and therefore oscillation problems are not suffered in practical use.

However, in the review stage, keep in mind that oscillation may occur when the above conditions are given.

#### 2. Effect by external components

The PNL circuit oscillation depends on an external resistor and capacitor of AGC pin.

AN7292NSC

ccurs.

Rage

(1) Cage is currently set to  $0.47\mu$ F. The larger it is, the less frequently oscillation occurs. (2) Rage is  $330k \Omega$ . The smaller it is, the less frequently oscillation occurs.

When the above values are changed, take sufficient consideration for setting characteristics.

Also, when the use under the special conditions is expected, review the countermeasures against oscillation.

# Request for your special attention and precautions in using the technical information and semiconductors described in this book

- (1) If any of the products or technical information described in this book is to be exported or provided to non-residents, the laws and regulations of the exporting country, especially, those with regard to security export control, must be observed.
- (2) The technical information described in this book is intended only to show the main characteristics and application circuit examples of the products. No license is granted in and to any intellectual property right or other right owned by Panasonic Corporation or any other company. Therefore, no responsibility is assumed by our company as to the infringement upon any such right owned by any other company which may arise as a result of the use of technical information described in this book.
- (3) The products described in this book are intended to be used for standard applications or general electronic equipment (such as office equipment, communications equipment, measuring instruments and household appliances).
  - Consult our sales staff in advance for information on the following applications:
  - Special applications (such as for airplanes, aerospace, automobiles, traffic control equipment, combustion equipment, life support systems and safety devices) in which exceptional quality and reliability are required, or if the failure or malfunction of the products may directly jeopardize life or harm the human body.
  - · Any applications other than the standard applications intended.
- (4) The products and product specifications described in this book are subject to change without notice for modification and/or improvement. At the final stage of your design, purchasing, or use of the products, therefore, ask for the most up-to-date Product Standards in advance to make sure that the latest specifications satisfy your requirements.
- (5) When designing your equipment, comply with the range of absolute maximum rating and the guaranteed operating conditions (operating power supply voltage and operating environment etc.). Especially, please be careful not to exceed the range of absolute maximum rating on the transient state, such as power-on, power-off and mode-switching. Otherwise, we will not be liable for any defect which may arise later in your equipment.
- Even when the products are used within the guaranteed values, take into the consideration of incidence of break down and failure mode, possible to occur to semiconductor products. Measures on the systems such as redundant design, arresting the spread of fire or preventing glitch are recommended in order to prevent physical injury, fire, social damages, for example, by using the products.
- (6) Comply with the instructions for use in order to prevent breakdown and characteristics change due to external factors (ESD, EOS, thermal stress and mechanical stress) at the time of handling, mounting or at customer's process. When using products for which damp-proof packing is required, satisfy the conditions, such as shelf life and the elapsed time since first opening the packages.
- (7) This book may be not reprinted or reproduced whether wholly or partially, without the prior written permission of our company.

20080805