BLA6H0912L-1000; BLA6H0912LS-1000

LDMOS avionics power transistor

Rev. 2 — 10 February 2014

Objective data sheet

1. Product profile

1.1 General description

1000 W LDMOS pulsed power transistor intended for TCAS and IFF applications in the 1030 MHz to 1090 MHz frequency range.

Table 1. Application information

Typical RF performance at T_{case} = 25 °C; t_p = 50 μ s; δ = 2 %; I_{Dq} = 200 mA; in a class-AB application circuit.

Test signal	f	V _{DS}	P_L	Gp	η_{D}	t _r	t _f
	(MHz)	(V)	(W)	(dB)	(%)	(ns)	(ns)
pulsed RF	1030	50	1000	16	52	11	5

1.2 Features and benefits

- Easy power control
- Integrated ESD protection
- High flexibility with respect to pulse formats
- Excellent ruggedness
- High efficiency
- Excellent thermal stability
- Designed for broadband operation (960 MHz to 1215 MHz)
- Internally matched for ease of use
- Compliant to Directive 2002/95/EC, regarding Restriction of Hazardous Substances (RoHS)

1.3 Applications

 1000 W LDMOS pulsed power transistor intended for TCAS and IFF applications in the 1030 MHz to 1090 MHz frequency range




2. Pinning information

Table 2. Pinning

Di-	Description		Cimpulified cutting	Orandia armshal
Pin	Description		Simplified outline	Graphic symbol
BLA6H09	912L-1000 (SOT539A)			
1	drain1			
2	drain2		1 2	1
3	gate1		5	, F
4	gate2		3 4	3 - 5
5	source	<u>[1]</u>		4 —
				'├─
				2
				sym117

BLA6H0912	BLA6H0912LS-1000 (SO1539B)				
1	drain1				
2	drain2				
3	gate1				
4	gate2				
5	source	<u>[1]</u>			





3. Ordering information

Table 3. Ordering information

Type number	Package						
	Name	Description	Version				
BLA6H0912L-1000	-	flanged balanced ceramic package; 2 mounting holes; 4 leads	SOT539A				
BLA6H0912LS-1000	-	earless flanged balanced ceramic package; 4 leads	SOT539B				

4. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V_{DS}	drain-source voltage		-	100	V
V_{GS}	gate-source voltage		-0.5	+13	V
T_{stg}	storage temperature		-65	+150	°C
Tj	junction temperature		<u>[1]</u> _	225	°C

^[1] Continuous use at maximum temperature will affect the reliability, for details refer to the on-line MTF calculator.

BLA6H0912L-1000_0912LS-1000

^[1] Connected to flange.

5. Thermal characteristics

Table 5. Thermal characteristics

Symbol	Parameter	Conditions	Тур	Unit
$Z_{th(j-c)}$	transient thermal impedance from	$T_{case} = 80 ^{\circ}C; P_{L} = 1000 W$		
junction to case		$t_p = 50 \ \mu s; \ \delta = 2 \ \%$	0.011	K/W
		$t_p = 100 \ \mu s; \ \delta = 10 \ \%$	0.021	K/W
		$t_p = 200 \ \mu s; \ \delta = 10 \ \%$	0.025	K/W
		$t_p = 300 \ \mu s; \ \delta = 10 \ \%$	0.027	K/W
		t_p = 2.4 ms; δ = 6.4 %	0.041	K/W

6. Characteristics

Table 6. DC characteristics

 $T_i = 25$ °C; per section unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{(BR)DSS}$	drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; I_D = 4 \text{ mA}$	104.5	-	-	V
$V_{GS(th)}$	gate-source threshold voltage	$V_{DS} = 10 \text{ V}; I_{D} = 270 \text{ mA}$	1.4	1.8	2.4	V
I_{DSS}	drain leakage current	$V_{GS} = 0 \text{ V}; V_{DS} = 50 \text{ V}$	-	-	3	μΑ
I _{DSX}	drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $V_{DS} = 10 \text{ V}$	53	-	-	Α
I_{GSS}	gate leakage current	$V_{GS} = 11 \text{ V}; V_{DS} = 0 \text{ V}$	-	-	300	nΑ
9 _{fs}	forward transconductance	$V_{DS} = 10 \text{ V}; I_{D} = 400 \text{ mA}$	2.3	-	-	S
R _{DS(on)}	drain-source on-state resistance	$V_{GS} = V_{GS(th)} + 3.75 \text{ V};$ $I_D = 14 \text{ A}$	-	-	120	mΩ

Table 7. RF characteristics

Test signal: pulsed RF; t_p = 50 μ s; δ = 2 %; RF performance at V_{DS} = 50 V; I_{Dq} = 200 mA; f = 1030 MHz; T_{case} = 25 °C; unless otherwise specified, in a class-AB production test circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{DS}	drain-source voltage	$P_{L} = 1000 \text{ W}$	-	-	50	V
G_p	power gain	$P_L = 1000 \text{ W}$	<tbd></tbd>	15.5	-	dB
RL_{in}	input return loss	$P_L = 1000 \text{ W}$	-	-20	<tbd></tbd>	dB
η_{D}	drain efficiency	$P_L = 1000 \text{ W}$	<tbd></tbd>	50	-	%
P _{droop(pulse)}	pulse droop power	$P_L = 1000 \text{ W}$	-	0	0.3	dB
t _r	rise time	$P_L = 1000 \text{ W}$	-	11	30	ns
t _f	fall time	P _L = 1000 W	-	5	30	ns

7. Test information

7.1 Ruggedness in class-AB operation

The BLA6H0912L-1000 and the BLA6H0912LS-1000 are capable of withstanding a load mismatch corresponding to VSWR = 5 : 1 through all phases under the following conditions: V_{DS} = 50 V; I_{Dq} = 200 mA; P_{L} = 1000 W; I_{Dq} = 50 I_{Dq} = 1030 MHz.

BLA6H0912L-1000_0912LS-1000

All information provided in this document is subject to legal disclaimers.


© NXP B.V. 2014. All rights reserved.

7.2 Impedance information

Table 8. Typical impedance

Typical values per section unless otherwise specified.

	-		
f	Z _S	Z _L (η _D)	Z _L (G _p)
(MHz)	(Ω)	(Ω)	(Ω)
950	1.12 – j2.27	0.60 + j0.21	0.62 - j0.02
1000	1.39 – j2.69	0.54 + j0.08	0.66 - j0.06
1050	1.79 – j2.79	0.40 + j0.03	0.52 - j0.28
1100	2.44 – j2.72	0.41 – j0.12	0.67 - j0.29
1150	1.68 – j2.52	0.49 – j0.21	0.53 – j0.35
1200	4.68 – j2.97	0.36 - j0.30	0.57 - j0.40



7.3 Circuit information




Table 9. **List of components**


See Figure 2 for component layout.


Component	Description	Value		Remarks
C1, C4, C7, C8, C22, C25	multilayer ceramic chip capacitor	33 pF	[1]	
C2, C3, C27, C28	multilayer ceramic chip capacitor	6.2 pF	[1]	
C5, C6	multilayer ceramic chip capacitor	3.9 pF	[1]	
C9, C15, C23, C26	multilayer ceramic chip capacitor	1 nF	[1]	
C10, C16	multilayer ceramic chip capacitor	10 nF		Murata GCJ21BR72E103KXJ3L
C11, C17	multilayer ceramic chip capacitor	100 nF		TDK CGA4J3X7T2E104K125AA
C12, C18	multilayer ceramic chip capacitor	1.0 μF		AVX 1825PC105KAT1A
C13, C19	multilayer ceramic chip capacitor	10 μF		TDK C5750X7S2A106M230KB
C14, C20	electrolytic capacitor	22 μF, 200 V		
C21, C24	electrolytic capacitor	4.7 μF, 63 V		
R1	SMD resistor	1 Ω		SMD 0603
R2	SMD resistor	9.1 Ω		SMD 0603

^[1] American Technical Ceramics type 100B or capacitor of same quality.


7.4 Graphical data

7.4.1 Pulsed CW






Power gain and drain efficiency as function of output power; typical values



 V_{DS} = 50 V; I_{Dq} = 200 mA; f = 1030 MHz; t_p = 50 $\mu s;$ δ = 2 %.

- (1) $T_{case} = 20 \, ^{\circ}C$
- (2) $T_{case} = 50 \, ^{\circ}C$
- (3) $T_{case} = 70 \, ^{\circ}C$


Fig 5. Output power as a function of input power; typical values



 V_{DS} = 50 V; I_{Dq} = 200 mA; f = 1030 MHz; t_p = 50 $\mu s;$ δ = 2 %.

- (1) $T_{case} = 20 \, ^{\circ}C$
- (2) $T_{case} = 50 \, ^{\circ}C$
- (3) $T_{case} = 70 \, ^{\circ}C$


Fig 6. Power gain as a function of output power; typical values



 V_{DS} = 50 V; I_{Dq} = 200 mA; f = 1030 MHz; t_p = 50 $\mu s;$ δ = 2 %.

- (1) $T_{case} = 20 \, ^{\circ}C$
- (2) $T_{case} = 50 \, ^{\circ}C$
- (3) $T_{case} = 70 \, ^{\circ}C$


Fig 7. Drain efficiency as a function of output power; typical values



 $I_{Dq} = 200 \text{ mA}; t_p = 50 \text{ } \mu\text{s}; \delta = 2 \text{ } \%.$

- (1) $V_{DS} = 50 \text{ V}$
- (2) $V_{DS} = 48 \text{ V}$
- (3) $V_{DS} = 46 \text{ V}$
- (4) $V_{DS} = 44 \text{ V}$
- (5) V_{DS} = 42 V


Fig 8. Output power as a function of input power; typical values



 I_{Dq} = 200 mA; t_p = 50 $\mu s; \, \delta$ = 2 %.

- (1) $V_{DS} = 50 \text{ V}$
- (2) $V_{DS} = 48 \text{ V}$
- (3) $V_{DS} = 46 \text{ V}$
- (4) $V_{DS} = 44 \text{ V}$
- (5) $V_{DS} = 42 \text{ V}$

Fig 9. Power gain as a function of output power; typical values



 I_{Dq} = 200 mA; t_p = 50 μ s; δ = 2 %.

- (1) $V_{DS} = 50 \text{ V}$
- (2) $V_{DS} = 48 \text{ V}$
- (3) $V_{DS} = 46 \text{ V}$
- (4) $V_{DS} = 44 \text{ V}$
- (5) $V_{DS} = 42 \text{ V}$

Fig 10. Drain efficiency as a function of output power; typical values

8. Package outline




Fig 11. Package outline SOT539A




Fig 12. Package outline SOT539B

9. Handling information

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

10. Abbreviations

Table 10. Abbreviations

Acronym De	escription
CW Co	continuous Wave
ESD EI	lectroStatic Discharge
IFF Ide	dentification Friend or Foe
LDMOS La	aterally Diffused Metal-Oxide Semiconductor
MTF M	ledian Time to Failure
SMD St	urface Mounted Device
TCAS Tr	raffic Collision Avoidance System
VSWR Vo	oltage Standing-Wave Ratio

11. Revision history

Table 11. Revision history

Document ID	Release date	Data sheet status	Change notice	Supersedes	
BLA6H0912L-1000_0912LS-1000 v.2	20140210	Objective data sheet	-	BLA6H0912L-1000_ 0912LS-1000 v.1	
Modifications	Section 1.1 on page 1: section updated				
	• Table 5 on	page 3: table updated			
	• Table 6 on	page 3: I _{DSX} min. value c	hanged		
	 <u>Table 7 on page 3</u>: table updated 				
	 Section 7.3 on page 4: section updated 				
BLA6H0912L-1000_0912LS-1000 v.1	20131104	Objective data sheet	-	-	

12. Legal information

12.1 Data sheet status

Document status[1][2]	Product status[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

- [1] Please consult the most recently issued document before initiating or completing a design.
- [2] The term 'short data sheet' is explained in section "Definitions"
- [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

12.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

12.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

BLA6H0912L-1000_0912LS-1000

All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2014. All rights reserved.

BLA6H0912L(S)-1000

LDMOS avionics power transistor

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

12.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

13. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

14. Contents

1	Product profile	1
1.1	General description	1
1.2	Features and benefits	1
1.3	Applications	1
2	Pinning information	2
3	Ordering information	2
4	Limiting values	2
5	Thermal characteristics	3
6	Characteristics	3
7	Test information	3
7.1	Ruggedness in class-AB operation	3
7.2	Impedance information	
7.3	Circuit information	
7.4	Graphical data	
7.4.1	Pulsed CW	5
8	Package outline	8
9	Handling information	10
10	Abbreviations	10
11	Revision history	10
12	Legal information	11
12.1	Data sheet status	11
12.2	Definitions	11
12.3	Disclaimers	11
12.4	Trademarks	12
13	Contact information	12
1/	Contents	12

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.