

KMM366F80(8)3CK2 EDO Mode without buffer

8M x 64 DRAM DIMM Using 8Mx8, 8K & 4K Refresh, 3.3V

GENERAL DESCRIPTION

The Samsung KMM366F80(8)3CK2 is a 8Mx64bits Dynamic RAM high density memory module. The Samsung KMM366F80(8)3CK2 consists of eight CMOS 8Mx8bits DRAMs in SOJ 400mil packages and one 2K EEPROM for SPD in 8-pin SOP package mounted on a 168-pin glass-epoxy substrate. A 0.1 or 0.22uF decoupling capacitor is mounted on the printed circuit board for each DRAM. The KMM366F80(8)3CK2 is a Dual In-line Memory Module and is intended for mounting into 168 pin edge connector sockets.

PERFORMANCE RANGE

| Speed | t _{RAC} | t _{CAC} | t _{RC} | t _{HPC} |
|-------|------------------|------------------|-----------------|------------------|
| -5 | 50ns | 13ns | 84ns | 20ns |
| -6 | 60ns | 15ns | 104ns | 25ns |

FEATURES

- Part Identification

| Part number | PKG | Ref. | CBR ref. | ROR ref. |
|---------------|-----|------|----------|----------|
| KMM366F803CK2 | SOJ | 4K | 4K/64ms | |
| KMM366F883CK2 | SOJ | 8K | 4K/64ms | 8K/64ms |

- New JEDEC standard proposal without buffer
- Serial Presence Detect with EEPROM
- Extended Data Out Mode Operation
- CAS-before-RAS Refresh capability
- RAS-only and Hidden refresh capability
- LVTTTL compatible inputs and outputs
- Single +3.3V±0.3V power supply
- PCB : Height(1000mil), single sided component

PIN CONFIGURATIONS

| Pin | Front | Pin | Front | Pin | Front | Pin | Back | Pin | Back | Pin | Back |
|-----|-----------------|-----|-----------------|-----|-----------------|-----|-----------------|-----|-----------------|-----|-----------------|
| 1 | V _{SS} | 29 | CAS1 | 57 | DQ18 | 85 | V _{SS} | 113 | CAS5 | 141 | DQ50 |
| 2 | DQ0 | 30 | RAS0 | 58 | DQ19 | 86 | DQ32 | 114 | *RAS1 | 142 | DQ51 |
| 3 | DQ1 | 31 | OE0 | 59 | V _{CC} | 87 | DQ33 | 115 | DU | 143 | V _{CC} |
| 4 | DQ2 | 32 | V _{SS} | 60 | DQ20 | 88 | DQ34 | 116 | V _{SS} | 144 | DQ52 |
| 5 | DQ3 | 33 | A0 | 61 | NC | 89 | DQ35 | 117 | A1 | 145 | NC |
| 6 | V _{CC} | 34 | A2 | 62 | DU | 90 | V _{CC} | 118 | A3 | 146 | DU |
| 7 | DQ4 | 35 | A4 | 63 | NC | 91 | DQ36 | 119 | A5 | 147 | NC |
| 8 | DQ5 | 36 | A6 | 64 | V _{SS} | 92 | DQ37 | 120 | A7 | 148 | V _{SS} |
| 9 | DQ6 | 37 | A8 | 65 | DQ21 | 93 | DQ38 | 121 | A9 | 149 | DQ53 |
| 10 | DQ7 | 38 | A10 | 66 | DQ22 | 94 | DQ39 | 122 | A11 | 150 | DQ54 |
| 11 | DQ8 | 39 | A12 | 67 | DQ23 | 95 | DQ40 | 123 | *A13 | 151 | DQ55 |
| 12 | V _{SS} | 40 | V _{CC} | 68 | V _{SS} | 96 | V _{SS} | 124 | V _{CC} | 152 | V _{SS} |
| 13 | DQ9 | 41 | V _{CC} | 69 | DQ24 | 97 | DQ41 | 125 | DU | 153 | DQ56 |
| 14 | DQ10 | 42 | DU | 70 | DQ25 | 98 | DQ42 | 126 | DU | 154 | DQ57 |
| 15 | DQ11 | 43 | V _{SS} | 71 | DQ26 | 99 | DQ43 | 127 | V _{SS} | 155 | DQ58 |
| 16 | DQ12 | 44 | OE2 | 72 | DQ27 | 100 | DQ44 | 128 | DU | 156 | DQ59 |
| 17 | DQ13 | 45 | RAS2 | 73 | V _{CC} | 101 | DQ45 | 129 | *RAS3 | 157 | V _{CC} |
| 18 | V _{CC} | 46 | CAS2 | 74 | DQ28 | 102 | V _{CC} | 130 | CAS6 | 158 | DQ60 |
| 19 | DQ14 | 47 | CAS3 | 75 | DQ29 | 103 | DQ46 | 131 | CAS7 | 159 | DQ61 |
| 20 | DQ15 | 48 | W2 | 76 | DQ30 | 104 | DQ47 | 132 | DU | 160 | DQ62 |
| 21 | *CB0 | 49 | V _{CC} | 77 | DQ31 | 105 | *CB4 | 133 | V _{CC} | 161 | DQ63 |
| 22 | *CB1 | 50 | NC | 78 | V _{SS} | 106 | *CB5 | 134 | NC | 162 | V _{SS} |
| 23 | V _{SS} | 51 | NC | 79 | NC | 107 | V _{SS} | 135 | NC | 163 | NC |
| 24 | NC | 52 | *CB2 | 80 | NC | 108 | NC | 136 | *CB6 | 164 | NC |
| 25 | NC | 53 | *CB3 | 81 | NC | 109 | NC | 137 | *CB7 | 165 | SA0 |
| 26 | V _{CC} | 54 | V _{SS} | 82 | SDA | 110 | V _{CC} | 138 | V _{SS} | 166 | SA1 |
| 27 | W0 | 55 | DQ16 | 83 | SCL | 111 | DU | 139 | DQ48 | 167 | SA2 |
| 28 | CAS0 | 56 | DQ17 | 84 | V _{CC} | 112 | CAS4 | 140 | DQ49 | 168 | V _{CC} |

NOTE : A12 is used for only KMM366F883CK2 (8K ref.)

PIN NAMES

| Pin Name | Function |
|-----------------|--------------------------|
| A0 - A11 | Address Input(4K ref.) |
| A0 - A12 | Address Input(8K ref.) |
| DQ0 - DQ63 | Data In/Out |
| W0, W2 | Read/Write Enable |
| OE0, OE2 | Output Enable |
| RAS0, RAS2 | Row Address Strobe |
| CAS0 - CAS7 | Column Address Strobe |
| V _{CC} | Power(+3.3V) |
| V _{SS} | Ground |
| NC | No Connection |
| DU | Don't use |
| SDA | Serial Address /Data I/O |
| SCL | Serial Clock |
| SA0 -SA2 | Address in EEPROM |
| *CB0 - CB7 | Check Bit |

* These pins are not used in this module.




ELECTRONICS



DRAM MODULE

KMM366F80(8)3CK2

FUNCTIONAL BLOCK DIAGRAM



Note : A12 is used for only KMM366F883CK2 (8K ref.)



ABSOLUTE MAXIMUM RATINGS *

| Item | Symbol | Rating | Unit |
|---------------------------------------|------------------------------------|--------------|------|
| Voltage on any pin relative Vss | V _{IN} , V _{OUT} | -0.5 to +4.6 | V |
| Voltage on Vcc supply relative to Vss | V _{CC} | -0.5 to +4.6 | V |
| Storage Temperature | T _{stg} | -55 to +150 | °C |
| Power Dissipation | P _d | 8 | W |
| Short Circuit Output Current | I _{OS} | 50 | mA |

* Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for intended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, T_A = 0 to 70°C)

| Item | Symbol | Min | Typ | Max | Unit |
|--------------------|-----------------|--------------------|-----|------------------------------------|------|
| Supply Voltage | V _{CC} | 3.0 | 3.3 | 3.6 | V |
| Ground | V _{SS} | 0 | 0 | 0 | V |
| Input High Voltage | V _{IH} | 2.0 | - | V _{CC} +0.3 ^{*1} | V |
| Input Low Voltage | V _{IL} | -0.3 ^{*2} | - | 0.8 | V |

*1 : V_{CC}+1.3V at pulse width ≤ 15ns which is measured at V_{CC}.

*2 : -1.3V at pulse width ≤ 15ns which is measured at V_{SS}.

DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted)

| Symbol | Speed | KMM366F883CK2 | | KMM366F803CK2 | | Unit |
|-------------------|------------|---------------|-----|---------------|-----|------|
| | | Min | Max | Min | Max | |
| I _{CC1} | -5 | - | 640 | - | 880 | mA |
| | -6 | - | 560 | - | 800 | mA |
| I _{CC2} | Don't care | - | 8 | - | 8 | mA |
| I _{CC3} | -5 | - | 640 | - | 880 | mA |
| | -6 | - | 560 | - | 800 | mA |
| I _{CC4} | -5 | - | 720 | - | 720 | mA |
| | -6 | - | 640 | - | 640 | mA |
| I _{CC5} | Don't care | - | 4 | - | 4 | mA |
| I _{CC6} | -5 | - | 880 | - | 880 | mA |
| | -6 | - | 800 | - | 800 | mA |
| I _{I(L)} | Don't care | -10 | 10 | -10 | 10 | uA |
| I _{O(L)} | | -5 | 5 | -5 | 5 | uA |
| V _{OH} | Don't care | 2.4 | - | 2.4 | - | V |
| V _{OL} | | - | 0.4 | - | 0.4 | V |

I_{CC1} : Operating Current * (\overline{RAS} , \overline{CAS} , Address cycling @trc=min)

I_{CC2} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{IH}$)

I_{CC3} : \overline{RAS} Only Refresh Current * ($\overline{CAS}=V_{IH}$, \overline{RAS} cycling @trc=min)

I_{CC4} : Extended Data Out Mode Current * ($\overline{RAS}=V_{IL}$, \overline{CAS} cycling : t_{HPC}=min)

I_{CC5} : Standby Current ($\overline{RAS}=\overline{CAS}=\overline{W}=V_{CC}-0.2V$)

I_{CC6} : \overline{CAS} -Before- \overline{RAS} Refresh Current * (\overline{RAS} and \overline{CAS} cycling @trc=min)

I_{I(L)} : Input Leakage Current (Any input 0 ≤ V_{IN} ≤ V_{CC}+0.3V, all other pins not under test=0 V)

I_{O(L)} : Output Leakage Current (Data Out is disabled, 0V ≤ V_{OUT} ≤ V_{CC})

V_{OH} : Output High Voltage Level (I_{OH} = -2mA)

V_{OL} : Output Low Voltage Level (I_{OL} = 2mA)

* NOTE : I_{CC1}, I_{CC3}, I_{CC4} and I_{CC6} are dependent on output loading and cycle rates. Specified values are obtained with the output open. I_{CC} is specified as an average current. In I_{CC1} and I_{CC3}, address can be changed maximum once while $\overline{RAS}=V_{IL}$. In I_{CC4}, address can be changed maximum once within one EDO mode cycle time, t_{HPC}.

DRAM MODULE

KMM366F80(8)3CK2

CAPACITANCE (TA = 25°C, VCC=3.3V, f = 1MHz)

| Item | Symbol | Min | Max | Unit |
|-------------------------------------|--------|-----|-----|------|
| Input capacitance[A0-A12] | CIN1 | - | 50 | pF |
| Input capacitance[W0, W2, OE0, OE2] | CIN2 | - | 38 | pF |
| Input capacitance[RAS0, RAS2] | CIN3 | - | 38 | pF |
| Input capacitance[CAS0 - CAS7] | CIN4 | - | 17 | pF |
| Input/Output capacitance[DQ0-DQ63] | CDQ1 | - | 17 | pF |

AC CHARACTERISTICS (0°C≤TA≤70°C, VCC=3.3V±0.3V. See notes 1,2.)

Test condition : VIH/VIL=2.2/0.7V, VOH/VOL=2.0/0.8V, output loading CL=100pF

| Parameter | Symbol | -5 | | -6 | | Unit | Note |
|---|--------|-----|-----|-----|-----|------|----------|
| | | Min | Max | Min | Max | | |
| Random read or write cycle time | tRC | 84 | | 104 | | ns | |
| Read-modify-write cycle time | tRWC | 128 | | 153 | | ns | |
| Access time from $\overline{\text{RAS}}$ | tRAC | | 50 | | 60 | ns | 3,4,10 |
| Access time from $\overline{\text{CAS}}$ | tCAC | | 13 | | 15 | ns | 3,4,5,13 |
| Access time from column address | tAA | | 25 | | 30 | ns | 3,10,13 |
| $\overline{\text{CAS}}$ to output in Low-Z | tCLZ | 3 | | 3 | | ns | 3,13 |
| $\overline{\text{OE}}$ to output in Low-Z | tOLZ | 3 | | 3 | | ns | 3,13 |
| Output buffer turn-off delay from $\overline{\text{CAS}}$ | tCEZ | 3 | 13 | 3 | 13 | ns | 6,11,13 |
| Transition time(rise and fall) | tT | 1 | 50 | 1 | 50 | ns | 2 |
| $\overline{\text{RAS}}$ precharge time | tRP | 30 | | 40 | | ns | |
| $\overline{\text{RAS}}$ pulse width | tRAS | 50 | 10K | 60 | 10K | ns | |
| $\overline{\text{RAS}}$ hold time | tRSH | 8 | | 10 | | ns | 13 |
| $\overline{\text{CAS}}$ hold time | tCSH | 38 | | 40 | | ns | 13 |
| $\overline{\text{CAS}}$ pulse width | tCAS | 8 | 10K | 10 | 10K | ns | |
| $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time | tRCD | 17 | 37 | 20 | 45 | ns | 4,13 |
| $\overline{\text{RAS}}$ to column address delay time | tRAD | 12 | 25 | 15 | 30 | ns | 10,13 |
| $\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time | tCRP | 5 | | 5 | | ns | 13 |
| Row address set-up time | tASR | 0 | | 0 | | ns | 13 |
| Row address hold time | tRAH | 7 | | 10 | | ns | 13 |
| Column address set-up time | tASC | 0 | | 0 | | ns | |
| Column address hold time | tCAH | 7 | | 10 | | ns | |
| Column address to $\overline{\text{RAS}}$ lead time | tRAL | 25 | | 30 | | ns | 13 |
| Read command set-up time | tRCS | 0 | | 0 | | ns | |
| Read command hold referenced to $\overline{\text{CAS}}$ | tRCH | 0 | | 0 | | ns | 8 |
| Read command hold referenced to $\overline{\text{RAS}}$ | tRRH | 0 | | 0 | | ns | 8,13 |
| Write command set-up time | tWCS | 0 | | 0 | | ns | 7 |
| Write command hold time | tWCH | 7 | | 10 | | ns | |
| Write command pulse width | tWP | 7 | | 10 | | ns | |
| Write command to $\overline{\text{RAS}}$ lead time | tRWL | 8 | | 10 | | ns | 13 |
| Write command to $\overline{\text{CAS}}$ lead time | tCWL | 7 | | 10 | | ns | |
| Data set-up time | tDS | 0 | | 0 | | ns | 9,13 |
| Data hold time | tDH | 7 | | 10 | | ns | 9,13 |
| Refresh period(4K & 8K) | tREF | | 64 | | 64 | ms | |
| $\overline{\text{CAS}}$ to $\overline{\text{W}}$ delay time | tCWD | 33 | | 38 | | ns | 7 |
| $\overline{\text{RAS}}$ to $\overline{\text{W}}$ delay time | tRWD | 70 | | 84 | | ns | 7,13 |



ELECTRONICS

DRAM MODULE

KMM366F80(8)3CK2

AC CHARACTERISTICS (0°C ≤ T_A ≤ 70°C, V_{CC} = 3.3V ± 0.3V. See notes 1,2.)

| Parameter | Symbol | -5 | | -6 | | Unit | Note |
|--|--------|-----|------|-----|------|------|------|
| | | Min | Max | Min | Max | | |
| Column address to \overline{W} delay time | tAWD | 45 | | 53 | | ns | 7 |
| CAS precharge time to \overline{W} delay time | tCPWD | 47 | | 58 | | ns | |
| CAS setup time(CAS-before-RAS refresh) | tCSR | 5 | | 5 | | ns | 13 |
| CAS hold time(CAS-before-RAS refresh) | tCHR | 10 | | 10 | | ns | 13 |
| RAS to CAS precharge time | tRPC | 5 | | 5 | | ns | 13 |
| Access time from CAS precharge | tCPA | | 28 | | 35 | ns | 3,13 |
| Hyper page cycle time | tHPC | 20 | | 25 | | ns | 12 |
| Hyper page read-modify-write cycle time | tHPRWC | 67 | | 73 | | ns | 12 |
| CAS precharge time(Hyper page cycle) | tCP | 7 | | 10 | | ns | |
| RAS pulse width (Hyper page cycle) | tRASP | 50 | 200K | 60 | 200K | ns | |
| RAS hold time from CAS precharge | tRHCP | 30 | | 35 | | ns | 13 |
| \overline{W} to \overline{RAS} precharge time(C-B-R refresh) | tWRP | 10 | | 10 | | ns | 13 |
| \overline{W} to \overline{RAS} hold time(C-B-R refresh) | tWRH | 10 | | 10 | | ns | 13 |
| \overline{OE} access time | tOEA | | 13 | | 15 | ns | 13 |
| \overline{OE} to data delay | tOED | 10 | | 13 | | ns | 13 |
| Output buffer turn off delay time from \overline{OE} | tOEZ | 3 | 13 | 3 | 13 | ns | 13 |
| \overline{OE} command hold time | tOEH | 5 | | 5 | | ns | |
| Output data hold time(C-B-R refresh) | tDOH | 5 | | 5 | | ns | 13 |
| Output buffer turn off delay time from \overline{RAS} | tREZ | 3 | 13 | 3 | 13 | ns | 6,11 |
| Output buffer turn off delay time from \overline{W} | tWEZ | 3 | 13 | 3 | 13 | ns | 6,13 |
| \overline{W} to data delay | tWED | 15 | | 15 | | ns | 13 |
| \overline{OE} to CAS hold time | tOCH | 5 | | 5 | | ns | |
| CAS hold time to \overline{OE} | tCHO | 5 | | 5 | | ns | |
| \overline{OE} precharge time | tOEP | 5 | | 5 | | ns | |
| \overline{W} pulse width (Hyper page cycle) | tWPE | 5 | | 5 | | ns | |




ELECTRONICS

NOTES


1. An initial pause of 200us is required after power-up followed by any 8 RAS-only or CAS-before-RAS refresh cycles before proper device operation is achieved.
2. Input voltage levels are V_{ih}/V_{il} . $V_{IH(min)}$ and $V_{IL(max)}$ are reference levels for measuring timing of input signals. Transition times are measured between $V_{IH(min)}$ and $V_{IL(max)}$ and are assumed to be 5ns for all inputs.
3. Measured with a load equivalent to 1 TTL loads and 100pF.
4. Operation within the $t_{rCD(max)}$ limit insures that $t_{rAC(max)}$ can be met. $t_{rCD(max)}$ is specified as a reference point only. If t_{rCD} is greater than the specified $t_{rCD(max)}$ limit, then access time is controlled exclusively by t_{CAC} .
5. Assumes that $t_{rCD} \geq t_{rCD(max)}$.
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V_{OH} or V_{OL} .
7. t_{wCS} , t_{rWD} , t_{cWD} and t_{AWD} are non-restrictive operating parameter. They are included in the data sheet as electrical characteristics only. If $t_{wCS} \geq t_{wCS(min)}$, the cycle is an early write cycle and the data out pin will remain high impedance for the duration of the cycle. If $t_{cWD} \geq t_{cWD(min)}$, $t_{rWD} \geq t_{rWD(min)}$ and $t_{AWD} \geq t_{AWD(min)}$, then the cycle is a read-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions are satisfied, The condition of the data out is indetermined.
8. Either t_{rCH} or t_{rRH} must be satisfied for a read cycle.
9. Operation within the $t_{rAD(max)}$ limit insures that $t_{rAC(max)}$ can be met. $t_{rAD(max)}$ is specified as a reference point only. If t_{rAD} is greater than the specified $t_{rAD(max)}$ limit, then access time is controlled exclusively by t_{AA} .
10. If \overline{RAS} goes to high before \overline{CAS} high going, the open circuit condition of the output is achieved by \overline{CAS} high going. If \overline{CAS} goes to high before \overline{RAS} high going, the open circuit condition of the output is achieved by \overline{RAS} high going.
11. $t_{ASC} \geq 6ns$

READ CYCLE



WRITE CYCLE (EARLY WRITE)


NOTE : DOUT = OPEN



Don't care
 Undefined


WRITE CYCLE ($\overline{\text{OE}}$ CONTROLLED WRITE)

NOTE : DOUT = OPEN



Don't care
 Undefined


READ - MODIFY - WRITE CYCLE



Don't care
 Undefined

HYPER PAGE WRITE CYCLE (EARLY WRITE)

NOTE : DOUT = OPEN




□ Don't care

■ Undefined

$\overline{\text{RAS}}$ - ONLY REFRESH CYCLE*


NOTE : $\overline{\text{W}}$, $\overline{\text{OE}}$, DIN = Don't care

DOUT = OPEN



$\overline{\text{CAS}}$ - BEFORE - $\overline{\text{RAS}}$ REFRESH CYCLE


NOTE : $\overline{\text{OE}}$, A = Don't care



Don't care
 Undefined

* In $\overline{\text{RAS}}$ -only refresh cycle of 64Mb A-die & B-die, when $\overline{\text{CAS}}$ signal transits from Low to High, the valid data may be cut off.


HIDDEN REFRESH CYCLE (READ)



Don't care
 Undefined


HIDDEN REFRESH CYCLE (WRITE)

NOTE : DOUT = OPEN



Don't care
 Undefined


CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



NOTE : This timing diagram is applied to all devices besides 64M DRAM based modules.


CAS - BEFORE - RAS SELF REFRESH CYCLE

NOTE : \overline{OE} , A = Don't care



TEST MODE IN CYCLE

NOTE : \overline{OE} , A = Don't care




□ Don't care
 ■ Undefined

DRAM MODULE


KMM366F80(8)3CK2

PACKAGE DIMENSIONS


Units : Inches (millimeters)




(Front view)




(Back view)



Detail A



Detail B



Detail C

Tolerances : ±.005(.13) unless otherwise specified

The used device is 8Mx8 DRAM with EDO mode, SOJ
 DRAM Part No. : KMM366F883CK2 - KM48V8004CK
 KMM366F803CK2 - KM48V8104CK