## 4-BIT MICROCONTROLLER

1. GENERAL DESCRIPTION ..... 3
2. FEATURES ..... 3
3. PIN CONFIGURATION ..... 5
4. W742C818 PIN DESCRIPTION ..... 6
5. FUNCTIONAL DESCRIPTION. ..... 7
5.1 Program Counter (PC) ..... 7
5.2 Stack Register (STACK) ..... 7
5.3 Program Memory (ROM) ..... 8
5.3.1 ROM Page Register (ROMPR) ..... 8
5.3.2 ROM Addressing Mode ..... 9
5.4 Data Memory (RAM) ..... 10
5.4.1 Architecture ..... 10
5.4.2 RAM Page Register (PAGE) ..... 11
5.4.3 WR Page Register (WRP) ..... 12
5.4.4 Data Bank Register (DBKRH, DBKRL) ..... 12
5.4.5 RAM Addressing Mode ..... 13
5.5 Accumulator (ACC) ..... 14
5.6 Arithmetic and Logic Unit (ALU) ..... 14
5.7 Main Oscillator ..... 15
5.8 Sub-Oscillator ..... 15
5.9 Dividers ..... 15
5.10 Dual-clock operation ..... 16
5.11 Watchdog Timer (WDT) ..... 17
5.12 Timer/Counter ..... 18
5.12.1 Timer 0 (TMO) ..... 18
5.12.2 Timer 1 (TM1) ..... 19
5.12.3 Mode Register 0 (MRO) ..... 21
5.12.4 Mode Register 1 (MR1) ..... 21
5.13 Interrupts ..... 21
5.14 Stop Mode Operation ..... 23
5.14.1 Stop Mode Wake-up Enable Flag for RC and RD Port (SEF) ..... 23
5.15 Hold Mode Operation ..... 23
5.15.1 Hold Mode Release Enable Flag (HEF,HEFD) ..... 24
5.15.2 Interrupt Enable Flag (IEF) ..... 25
5.15.3 Port Enable Flag (PEF,P1EF) ..... 25
5.15.4 Hold Mode Release Condition Flag (HCF,HCFD) ..... 26
5.15.5 Event Flag (EVF,EVFD) ..... 27
5.16 Reset Function ..... 27
5.17 Input/Output Ports RA, RB \& P0 ..... 28
5.17.1 Port Mode 0 Register (PMO) ..... 29
5.17.2 Port Mode 1 Register (PM1) ..... 29
5.17.3 Port Mode 2 Register (PM2) ..... 30
5.17.4 Port Mode 6 Register (PM6) ..... 30
5.18 Serial I/O interface ..... 30
5.19 Input Ports RC ..... 33
5.19.1 Port Status Register 0 (PSR0) ..... 34
5.20 Input Ports RD ..... 35
5.20.1 Port Status Register 1 (PSR1) ..... 36
5.21 Output Port RE \& RF ..... 37
5.22 Input Port P1 ..... 37
5.23 DTMF Output Pin (DTMF) ..... 37
5.23.1 DTMF register ..... 38
5.23.2 Dual Tone Control Register (DTCR) ..... 38
5.24 MFP Output Pin (MFP) ..... 38
5.25 LCD Controller/Driver ..... 39
5.25.1 LCD RAM addressing method ..... 40
5.25.2 LCD voltage and contrast adjusting ..... 41
5.25.3 LCD Power Connection ..... 41
5.25.4 The output waveforms for the LCD driving mode. ..... 42
6. ABSOLUTE MAXIMUM RATINGS ..... 44
7. DC CHARACTERISTICS ..... 45
8. AC CHARACTERISTICS ..... 46
9. INSTRUCTION SET TABLE ..... 47
10. PACKAGE DIMENSIONS ..... 56
11. Option Code Definition: ..... 57
Figure 5-1 Program Memory Organization ..... 8
Figure 5-2 Data Memory Organization ..... 11
Figure 5-3 System clock oscillator Configuration ..... 15
Figure 5-4 Organization of the dual-clock operation mode ..... 17
Figure 5-5 Organization of Divider0 and watchdog timer ..... 18
Figure 5-6 Organization of Timer 0 ..... 19
Figure 5-7 Organization of Timer 1 ..... 20
Figure 5-8 Interrupt event control diagram ..... 22
Figure 5-9 Hold Mode and Interrupt Operation Flow Chart ..... 24
Figure 5-10 Architecture of RA (RB) Input/Output Pins ..... 28
Figure 5-11 Architecture of PO Input/Output pins ..... 29
Figure 5-12 Timing of the Serial Input Function (SIP R) ..... 32
Figure 5-13 Timing of the Serial Output Function (SOP R) ..... 32
Figure 5-14 Architecture of Input Ports RC ..... 34
Figure 5-15 Architecture of Input Ports RD ..... 36
Figure 5-16 The relation between the touch tone keypad and the frequency ..... 37
Figure 5-17 LCD alternating frequency ( $\mathrm{F}_{\mathrm{LCD}}$ ) circuit diagram ..... 40
Figure 5-18 1/4 Bias LCD Power Connection ..... 41
Figure 5-19 1/3 Bias LCD Power Connection ..... 42
Figure 5-20 1/4 bias, 18 duty, A type LCD waveform ..... 43
Figure 5-21 1/4 bias, 1/8 duty, B type LCD waveform ..... 44
Table 1 Vector address and interrupt priority ..... 7
Table 2 The relation between the tone frequency and the preset value of TM1 ..... 20
Table 3 The initial state after the reset function is executed ..... 28
Table 4 The relation between the MFP output frequency and the data specified by 8-bit operand ..... 39
Table 5 The relationship between the FLCD and the duty cycle ..... 40

Table 6 The relation between the LCDR and segment/common pins................................................ 40

## 1. GENERAL DESCRIPTION

The W742C818 (SA5696) is a high-performance 4-bit micro-controller ( $\mu \mathrm{C}$ ) that built in 224-dot LCD driver. The device contains a 4-bit ALU, two 8-bit timers, two dividers in dual-clock operation, a $28 \times 8$ LCD driver, ten 4 -bit I/O ports (including 2 output port for LED driving), multiple frequency output (MFP), and one channel DTMF generator. There are also eleven interrupt sources and 16-level stack buffer. The W742C818 operates on very low current and has three power reduction modes, hold mode, stop mode and slow mode, which help to minimize power dissipation.

## 2. FEATURES

- Operating voltage
-2.4V - 6.0V for mask type
- Dual-clock operation
- Main oscillator
-3.58 MHz or 400 khz can be selected by code option
- Crystal or RC oscillator can be selected by code option
- Sub-oscillator
- Connect to 32.768 KHz crystal only
- Memory
- 16384(16K) x 16 bit program ROM (including 64K x 4 bit look-up table)
$-4096(4 \mathrm{~K}) \times 4$ bit data RAM (including 16 nibbles $\times 16$ pages working registers)
- $28 \times 8$ LCD data RAM
- 32 input/output pins
- Port for input only: 3 ports/12 pins
- Input/output ports: 3 ports/12 pins
- High sink current output port for LED driving: 2 port /8 pins
- Power-down mode
- Hold mode: no operation (main oscillator and sub-oscillator still operate)
- Stop mode: no operation (main oscillator and sub-oscillator are stopped)
- Slow mode: main oscillator is stopped, system is operated by the sub-oscillator (32.768KHz)
- Eleven interrupt sources
- Four internal interrupts (Divider0, Divider1, Timer 0, Timer 1)
- Seven external interrupts (RC.0-3, P1.2(/INT0), Serial Port, P1.3(/INT1))
- LCD driver output
- 28 segments x 8 commons
$-1 / 8$ duty, $1 / 3$ or $1 / 4$ bias driving mode by option code
- Clock source should be the sub-oscillator clock in the dual-clock operation mode
- 16 level software LCD contrast adjusting
- LCD operating voltage by internal pump
- LCD wave form type A or type B by option code
- MFP output pin
- Output is software controlled to generate modulating or non-modulating frequency
- Works as frequency output specified by Timer 1
- Key tone generator
- DTMF output pin
- Output is one channel Dual Tone Multi-Frequency signal for dialing
- 8-bit Serial I/O Interface
- 8-bit transmit/receive mode by internal or external clock source
- Two built-in 14-bit frequency dividers
- Divider0: the clock source is the main oscillator (Fosc)
- Divider1: the clock source is the sub-oscillator (Fs)
- Two built-in 8-bit programmable countdown timers
- Timer 0: one of two internal clock frequencies (FOSC/4 or FOSC/1024) can be selected
- Timer 1: with auto-reload function and one of three internal clock frequencies (FOSC or FOSC/64 or Fs) can be selected (signal output through MFP pin)
- Built-in 18/115-bit watchdog timer selectable for system reset, enable/disable by code option
- Powerful instruction set: 1XX instructions
- 16-level stack buffer
- Package type : 100-pin QFP


## 3. PIN CONFIGURATION



## 4. W742C818 PIN DESCRIPTION

| SYMBOL | I/O | FUNCTION |
| :---: | :---: | :---: |
| XIN2 | 1 | Input pin for sub-oscillator. Connected to 32.768 Khz crystal only. |
| XOUT2 | 0 | Output pin for sub-oscillator with internal oscillation capacitor. Connected to 32.768 Khz crystal only. |
| XIN1 | 1 | Input pin for main-oscillator. Connected to 3.58 MHz crystal or resistor to generate system clock. |
| XOUT1 | O | Output pin for main-oscillator. <br> Connected to 3.58 MHz crystal or resistor to generate system clock. |
| RAO-RA3 Data_IO | I/O | Input/Output port. <br> Input/output mode specified by port mode 1 register (PM1). <br> RA.3: serial data Input/Output for electrical erasable EPROM type |
| RB0-RB3 | I/O | Input/Output port. Input/output mode specified by port mode 2 register (PM2). |
| RCO-RC3 | 1 | Input port only. <br> Each pin has an independent interrupt capability. |
| RD0-RD3 | 1 | Input port only. <br> This port can release hold mode but can not occur interrupt service routine. |
| $\begin{aligned} & \hline \text { RE0-RE3 } \\ & \text { RF0-RF3 } \end{aligned}$ | 0 | Output port only. CMOS type with high sink current capacity for the LED application. |
| P00-P03 | I/O | Input/Output port. <br> Input/output mode specified by port mode 6 register (PM6). <br> P0.0 and P0.1 can be a serial I/O interface selected by SIR register. P0.0 indicates serial clock, P 0.1 indicates serial data. |
| P10-P13 <br> Mode | I | Input port only. <br> P1.2 \& P1.3 indicates hardware interrupt(/INT0 \& /INT1) <br> P1.3: Mode select for electrical erasable EPROM type |
| MFP | O | Output pin only, default in low state. <br> This pin can output modulating or non-modulating frequency, or Timer 1 clock output specified by mode register 1 (MR1). |
| DTMF | 0 | This pin can output dual-tone multi-frequency signal for dialing. |
| $\begin{aligned} & \overline{\mathrm{RES}} \\ & \mathrm{Vpp} \end{aligned}$ | 1 | System reset pin with internal pull-high resistor. <br> Vpp : Supply programming voltage, without internal pull-high resistor for electrical erasable EPROM type for avoiding high voltage programming damage |
| $\begin{aligned} & \hline \text { SEGO- } \\ & \text { SEG27 } \end{aligned}$ | 0 | LCD segment output pins. |
| $\begin{aligned} & \text { COMO- } \\ & \text { COM } \end{aligned}$ | 0 | LCD common signal output pins. <br> The LCD alternating frequency can be selected by code option. |
| CP,CN | 1 | Connection terminals for LCD voltage doubler capacitor(0.1uF), tuning the capacitor value can reduce the LCD driving current. |
| VLCD1-5 | 1 | Positive LCD voltage supply terminals. |
| VDD | 1 | Positive power supply (+). |
| VSS | 1 | Negative power supply (-). |

## 5. FUNCTIONAL DESCRIPTION

### 5.1 Program Counter (PC)

Organized as an 14-bit binary counter (PC0 to PC13), the program counter generates the addresses of the $16384(16 \mathrm{~K}) \times 16$ on-chip ROM containing the program instruction words. When the interrupt or initial reset conditions are to be executed, the corresponding address will be loaded into the program counter directly. From address 0000h to 0023h are reserved for reset and interrupt service routine. The format used is shown below.

| ITEM | ADDRESS | INTERRUPT PRIORITY |
| :--- | :---: | :---: |
| Initial Reset | 0000 H | - |
| INT 0 (Divider0) | 0004 H | 1st |
| INT 1 (Timer 0) | 0008 H | 2nd |
| INT 2 (Port RC) | 000 CH | 3rd |
| INT 3 (Port 1.2(/INT0)) | 0010 H | 4th |
| INT 4 (Divider1) | 0014 H | 5 th |
| INT 5 (Serial I/O) | 0018 H | 6 th |
| INT 6 (Port1.3(/INT1)) | 001 CH | 7th |
| INT 7 (Timer 1) | 0020 H | 8th |
| code start | 0024 H | - |

Table 1 Vector address and interrupt priority

### 5.2 Stack Register (STACK)

The stack register is organized as 51 bits $\times 16$ levels (first-in, last-out). When either a call subroutine or an interrupt is executed, the program counter(PC) ,TAB0 ,TAB1 ,TAB2 ,TAB3 ,DBKRL ,DBKRH ,WRP ,ROMPR ,PAGE ,ACC and CF will be pushed into the stack register automatically. At the end of a call subroutine or an interrupt service subroutine, the RTN (only restore the program counter) and RTN \#I instruction could pop the contents of the stack register into the corresponding registers. It can restore part of contents of stack buffer. When the stack register is pushed over the 16th level, the contents of the first level will be overwritten. In the other words, the stack register is always 16 levels deep. The bit definition of \#I is listed below.

| $\mathrm{I}=00000000$ | Pop PC from stack only |
| :--- | :--- |
| bit0 $=1$ | Pop TAB0, TAB1, TAB2, TAB3 from stack |
| bit1 $=1$ | Pop DBKRL, DBKRH from stack |
| bit2 $=1$ | Pop WRP from stack |
| bit3 $=1$ | Pop ROMPR from stack |
| bit4 $=1$ | Pop PAGE from stack |
| bit5 $=1$ | Pop ACC from stack |
| bit6 $=1$ | Pop CF from stack |

### 5.3 Program Memory (ROM)

The read-only memory (ROM) is used to store program codes or the look-up table that can be arranged up to $65536(64 \mathrm{~K}) \times 4$ bits. The program ROM is divided into eight pages; the size of each page is $2048(2 K) \times 16$ bits. So the total ROM size is $16384(16 \mathrm{~K}) \times 16$ bits. Before the jump or subroutine call instructions are to be executed, the destination ROM page register (ROMPR) must be determined firstly. The ROM page can be selected by executing the MOV ROMPR, \#I or MOV ROMPR,RAM instructions. But the branch decision instructions (e.g. JB0, SKB0, JZ, $J C, \ldots$ ) must jump into the same ROM page. Each look-up table element is composed of 4 bits, so the look-up table can be addressed up to 65536(64K) elements. It uses instructions MOV TAB0,R MOV TAB1,R MOV TAB2,R MOV TAB3,R to determine the look-up table element address. The look-up table address is 4 times PC counter. Instruction MOVC R is used to read the look-up table content and save data into the RAM. The organization of the program memory is shown in Figure 5-1.


All Program memory can be used to store instruction code or look-up table

Figure 5-1 Program Memory Organization

### 5.3.1 ROM Page Register (ROMPR)

The ROM page register is organized as a 4-bit binary register. The bit descriptions are as follows:


Note: W means write only.
Bit 3 is reserved.
Bit 2, Bit 1, Bit 0 ROM page bits:

```
0000 = ROM page 0 (0000H - 07FFH)
0001 = ROM page 1 (0800H - 0FFFH)
0010 = ROM page 2 (1000H-17FFH)
0011 = ROM page 3 (1800H - 1FFFH)
0100 = ROM page 4 (2000H - 27FFH)
0101 = ROM page 5 (2800H - 2FFFH)
0110 = ROM page 6 (3000H-37FFH)
0111 = ROM page 7 (3800H - 3FFFH)
```


### 5.3.2 ROM Addressing Mode

1. Direct Addressing

$$
\begin{array}{llllllllllllllll}
\text { Bit 13-0 } & 13 & 12 & 11 & 10 & 9 & 8 & 7 & 6 & 5 & 4 & 3 & 2 & 1 & 0
\end{array}
$$

PC A13 A12 A11 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
2. Far Jump or Call

```
Bit 13-0 13 13 12 11 10
PC P2 P1 P0 A10 A9 A8 A7 A6 A5 A4 A3 A2 A1 A0
```

P0-2 is ROM page register(ROMPR)

Example:

```
            MOV ROMPR,#I
                JMP Label_A
    MOV ROMPR,#I
        CALL SUB_A
```

or
3. Conditional JMP

| Bit 13-0 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :--- | ---: | ---: | ---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| PC | 0 | 0 | 0 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |

jmp into the same page

Example:

| JB0 | Lable_A0 |
| :---: | :---: |
| JB1 | Lable_A1 |
| JB2 | Lable_A2 |
| JB3 | Lable_A3 |
| JZ | Label_Az |
| JNZ | Label_Anz |
| JC | Label_Ac |
| JNC | Label_Anc |

4. Look-up Table

| Bit $15-0$ | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Table address TA33 TA32 TA31 TA30 TA23 TA22 TA21 TA20 TA13 TA12 TA11 TA10 TA03 TA02 TA01 TA00 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| Look-up table address $=($ TAB3, TAB2, TAB1, TAB0 $)$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

Example:
TABLE TAB_addr ; Real_TAB_addr (PC value) = TAB_addr/4
00h, 01h, 02h, 0Ah, 0Ch, 0Dh, 0Eh, 0Fh
ENDT

MOV TAB0, TAB_addr_B0_3 ;set Look-up table address
MOV TAB1, TAB_addr_B4_7
MOV TAB2, TAB_addr_B8_11
MOV TAB3, TAB_addr_B12_15
MOVC RAM ;get Look-up table value to RAM

### 5.4 Data Memory (RAM)

### 5.4.1 Architecture

The static data memory (RAM) used to store data is arranged up to $4096(4 \mathrm{~K}) \times 4$ bits. The data RAM is divided into 32 banks; each bank has $128 \times 4$ bits. Executing the MOV DBKRL,WR, MOV DBKRH,WR or MOV DBKRL,\#I, MOV DBKRH,\#I instructions can determine which data bank is used. The data memory can be accessed directly or indirectly and the data bank register has to be confirmed firstly. In the indirect addressing mode, each data bank will be divided into eight pages. The RAM page register has to be setting when in the indirect accessing RAM. The instructions MOV WRn,@WRq MOV @WRq,WRn could Read or Write
the whole memory in the indirect addressing mode. The RAM address of @WRq indicates to $(\mathrm{DBKRH}) * 800 \mathrm{H}+(\mathrm{DBKRL}) * 80 \mathrm{H}+(\text { RAM page })^{*} 10 \mathrm{H}+(\mathrm{WRq})$. The organization of the data memory is shown in Figure 5-2.


Figure 5-2 Data Memory Organization

The 1st and 2nd data bank ( 00 H to $7 \mathrm{FH} \& 80 \mathrm{H}$ to 0 FFH ) in the data memory can also be used as the working registers (WR). It is also divided into sixteen pages. Each page contains 16 working registers. When one page is used as Working Register, the others can be used as the normal data memory. The WR page register can be switched by executing the MOV WRP,R or MOV WRP,\#I instructions. The data memory can not do the logical operation directly with the immediate data, it has to via the Working Register.

### 5.4.2 RAM Page Register (PAGE)

The page register is organized as a 4-bit binary register. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PAGE | - | R/W | R/W | R/W |

Note: R/W means read/write available.
Bit 3 is reserved.
Bit 2, Bit 1, Bit 0 RAM page bits:
$000=$ Page $0(00 \mathrm{H}-0 \mathrm{FH})$
$001=$ Page $1(10 \mathrm{H}-1 \mathrm{FH})$
$010=$ Page $2(20 \mathrm{H}-2 \mathrm{FH})$
$011=$ Page $3(30 \mathrm{H}-3 \mathrm{FH})$
$100=$ Page $4(40 \mathrm{H}-4 \mathrm{FH})$
$101=$ Page $5(50 \mathrm{H}-5 \mathrm{FH})$
$110=$ Page $6(60 \mathrm{H}-6 \mathrm{FH})$
$111=$ Page $7(70 \mathrm{H}-7 \mathrm{FH})$

### 5.4.3 WR Page Register (WRP)

The WR page register is organized as a 4-bit binary register. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| WRP | R/W | R/W | R/W | R/W |
|  |  |  |  |  |

Note: R/W means read/write available.
Bit 3, Bit 2, Bit 1, Bit 0 Working registers page bits:

$$
\begin{aligned}
& 0000=\text { WR Page } 0(00 \mathrm{H}-0 \mathrm{FH}) \\
& 0001=\text { WR Page } 1(10 \mathrm{H}-1 \mathrm{FH}) \\
& 0010=\text { WR Page } 2(20 \mathrm{H}-2 \mathrm{FH}) \\
& 0011=\text { WR Page } 3(30 \mathrm{H}-3 \mathrm{FH}) \\
& 0100=\text { WR Page } 4(40 \mathrm{H}-4 \mathrm{FH}) \\
& 0101=\text { WR Page } 5(50 \mathrm{H}-5 \mathrm{FH}) \\
& 0110=\text { WR Page } 6(60 \mathrm{H}-6 \mathrm{FH}) \\
& 0111=\text { WR Page } 7(70 \mathrm{H}-7 \mathrm{FH}) \\
& 1000=\text { WR Page } 8(80 \mathrm{H}-8 \mathrm{FH}) \\
& 1001=\text { WR Page } 9(90 \mathrm{H}-9 \mathrm{FH}) \\
& 1010=\text { WR Page A }(\mathrm{AOH}-\mathrm{AFH}) \\
& 1011=\text { WR Page B }(\mathrm{BOH}-\mathrm{BFH}) \\
& 1100=\text { WR Page C }(\mathrm{COH}-\mathrm{CFH}) \\
& 1101=\text { WR Page D }(\mathrm{DOH}-\mathrm{DFH}) \\
& 1110=\text { WR Page E }(\mathrm{EOH}-\mathrm{EFH}) \\
& 1111=\text { WR Page } \mathrm{F}(\mathrm{FOH}-\mathrm{FFH})
\end{aligned}
$$

### 5.4.4 Data Bank Register (DBKRH, DBKRL)

The data bank register is organized as two 4-bit binary register. The bit descriptions are as follows:

$\begin{array}{llll}3 & 2 & 1 & 0\end{array}$
DBKRH


Note: R/W means read/write available.
Bit5 must keep zero.
Bit5, Bit 4, Bit3, Bit 2, Bit 1, Bit 0 Data memory bank bits:
$000000=$ Data bank 0 (000H - 07FH)
000001 = Data bank 1 (080H - 0FFH)
000010 = Data bank 2 (100H-17FH)

$$
\begin{aligned}
& 000011=\text { Data bank } 3(180 \mathrm{H}-1 \mathrm{FFH}) \\
& 000100=\text { Data bank } 4(200 \mathrm{H}-27 \mathrm{FH}) \\
& 000101=\text { Data bank } 5(280 \mathrm{H}-2 \mathrm{FFH}) \\
& 000110=\text { Data bank } 6(300 \mathrm{H}-37 \mathrm{FH}) \\
& 000111=\text { Data bank } 7(380 \mathrm{H}-3 \mathrm{FFH}) \\
& 001000=\text { Data bank } 8(400 \mathrm{H}-47 \mathrm{FH}) \\
& 001001=\text { Data bank } 9(480 \mathrm{H}-4 \mathrm{FFH}) \\
& 001010=\text { Data bank } 10(500 \mathrm{H}-57 \mathrm{FH}) \\
& 001011=\text { Data bank } 11(580 \mathrm{H}-5 \mathrm{FFH}) \\
& 001100=\text { Data bank } 12(600 \mathrm{H}-67 \mathrm{FH}) \\
& 001101=\text { Data bank } 13(680 \mathrm{H}-6 \mathrm{FFH}) \\
& 001110=\text { Data bank } 14(700 \mathrm{H}-77 \mathrm{FH}) \\
& 001111=\text { Data bank } 15(780 \mathrm{H}-7 \mathrm{FFH}) \\
& 010000=\text { Data bank } 16(800 \mathrm{H}-87 \mathrm{FH}) \\
& 010001=\text { Data bank } 17(880 \mathrm{H}-8 \mathrm{FFH}) \\
& 010010=\text { Data bank } 18(900 \mathrm{H}-97 \mathrm{FH}) \\
& 010011=\text { Data bank } 19(980 \mathrm{H}-9 \mathrm{FFH}) \\
& 010100=\text { Data bank } 20(0 \mathrm{AOOH}-0 \mathrm{AFFH}) \\
& 010101=\text { Data bank } 21(0 \mathrm{~A} 80 \mathrm{H}-0 \mathrm{AFFH}) \\
& 010110=\text { Data bank } 22(0 \mathrm{BOOH}-0 \mathrm{BFFH}) \\
& 010111=\text { Data bank } 23(0 \mathrm{~B} 80 \mathrm{H}-0 \mathrm{BFFH}) \\
& 011000=\text { Data bank } 24(0 \mathrm{COOH}-0 \mathrm{C} 7 \mathrm{FH}) \\
& 011001=\text { Data bank } 25(0 \mathrm{C} 80 \mathrm{H}-0 \mathrm{CFFH}) \\
& 011010=\text { Data bank } 26(0 \mathrm{DOOH}-0 \mathrm{DFFH}) \\
& 011011=\text { Data bank } 27(0 \mathrm{D} 8 \mathrm{H}-0 \mathrm{DFFH}) \\
& 011100=\text { Data bank } 28(0 \mathrm{E} 00 \mathrm{H}-0 \mathrm{FFFH}) \\
& 011101=\text { Data bank } 29(0 \mathrm{E} 80 \mathrm{H}-0 \mathrm{FFFH}) \\
& 011110=\text { Data bank } 30(0 \mathrm{~F} 00 \mathrm{H}-0 \mathrm{FFFH}) \\
& 011111=\text { Data bank } 31(0 \mathrm{~F} 80 \mathrm{H}-0 \mathrm{FFFH})
\end{aligned}
$$

### 5.4.5 RAM Addressing Mode

1. Direct Addressing

| Bit $11-0$ | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| RAM addr | BH0 | BL3 | BL2 | BL1 BL0 | RA6 | RA5 | RA4 | RA3 | RA2 | RA1 | RA0 |  |

RA0-6 is RAM address ; BL0-3 is DBKRL register ; BH0 is DBKRH register

Example:
MOV DBKRL,\#BL_value ;set RAM bank

| MOV DBKRH,\#BH_value |  |
| :--- | :--- |
| MOV |  |
| A,RAM |  |

2. Working register Addressing

| Bit 7-0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAM addr | WP3 | WP2 | WP1 | WP0 | WA3 | WA2 | WA1 | WA0 |
| WA0-3 is |  |  |  |  |  |  |  |  |

Example:

| MOV | DBKRL,\#BL_value | ;set RAM bank |
| :--- | :--- | :--- |
| MOV | DBKRH,\#BH_value |  |
| MOV | WRP,\#I | ;set WR page register |
| MOVA | WRn,RAM | ;mov RAM data to Working register and ACC |

3. Indirect Addressing

| Bit 12-0 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RAM addr | BH0 BL3 BL2 BL1 | BL0 | DP2 | DP1 | DP0 | (WA3 | WA2 | WA1 | WA0) |  |  |  |
| (WA0-3) is Working register contents; ; DP0-3 is RAM page register(PAGE) |  |  |  |  |  |  |  |  |  |  |  |  |
| BL0-3 is DBKRL register ; BH0 is DBKRH register |  |  |  |  |  |  |  |  |  |  |  |  |

Example:

| MOV | DBKRL,BL_value | ;set RAM bank |
| :--- | :--- | :--- |
| MOV | DBKRH,BH_value |  |
| MOV | PAGE,\#Ip | ;set RAM page address,(0-07H) |
| MOV | WRq,\#In | ;set WR pointer address;(0-0FH) |
| MOV | WRn,@WRq | ;get the contents of WRq pointing addr to WRn |

### 5.5 Accumulator (ACC)

The accumulator (ACC) is a 4-bit register used to hold results from the ALU and transfer data between the memory, I/O ports, and registers.

### 5.6 Arithmetic and Logic Unit (ALU)

This is a circuit which performs arithmetic and logic operations. The ALU provides the following functions:
-Logic operations: ANL, XRL, ORL
-Branch decisions: JB0, JB1, JB2, JB3, JNZ, JZ, JC, JNC, DSKZ, DSKNZ, SKB0, SKB1, SKB2, SKB3
-Shift operations: SHRC, RRC, SHLC, RLC
-Binary additions/subtractions: ADC, SBC, ADD, SUB, ADU, DEC, INC
After any of the above instructions is executed, the status of the carry flag (CF) and zero flag (ZF)
is stored in the internal registers. CF can be read out by executing MOV R, CF.

### 5.7 Main Oscillator

The W742C818 provides a crystal oscillation circuit to generate the system clock through external connections. The 3.58 Mhz or 400 Khz crystal must be connected to XIN1 and XOUT1, see Figure 5-3 and a capacitor must be connected to XIN1 and Vss if an accurate frequency is needed.


Figure 5-3 System clock oscillator Configuration

### 5.8 Sub-Oscillator

The sub-oscillator is used in dual-clock operation mode. In the sub-oscillator application, just only the 32768 Hz crystal could be connected to XIN2 and XOUT2.

### 5.9 Dividers

Divider 0 is organized with a 14-bit binary up-counter that is designed to generate periodic interrupt. When the main clock starts action, the Divider0 is incremented by each clock (FOSC). The main clock can come from main oscillator or sub-oscillator by setting SCR register. When an overflow occurs, the Divider0 event flag is set to 1 (EVF. $0=1$ ). Then, if the Divider0 interrupt enable flag has been set (IEF. $0=1$ ), the interrupt is executed, while if the hold release enable flag has been set (HEF. $0=1$ ), the hold state is terminated. And the last 4 -stage of the Divider0 can be reset by executing CLR DIVRO instruction. If the main clock is connected to the 32.768 K Hz crystal, the EVF. 0 will be set to 1 periodically at the period of 500 mS .
Divider 1 is organized with $13 / 12$ bits up-counter that only has sub-oscillator clock source. If the sub-oscillator starts action, the Divider1 is incremented by each clock (Fs). When an overflow occurs, the Divider1 event flag is set to 1 (EVF. $4=1$ ). Then, if the Divider1 interrupt enable flag has been set (IEF. $4=1$ ), the interrupt is executed, while if the hold release enable flag has been set (HEF. $4=1$ ), the hold state is terminated. And the last 4 -stage of the Divider1 can be reset by executing CLR DIVR1 instruction. There are two period time ( $125 \mathrm{mS} \& 250 \mathrm{mS}$ ) that can be selected by setting the SCR. 3 bit. When SCR. $3=0$ (default), the 250 mS period time is selected; SCR. $3=1$, the 125 mS period time is selected.

### 5.10 Dual-clock operation

In this dual-clock mode, the normal operation is performed by generating the system clock from the main-oscillator clock ( Fm ). As required, the slow operation can be performed by generating the system clock from the sub-oscillator clock (Fs). The exchange of the normal operation and the slow operation is performed by setting the bit 0 of the System clock Control Register (SCR). If the SCR. 0 is set to 0 , the clock source of the system clock generator is main-oscillator clock; if the SCR. 0 is set to 1 , the clock source of the system clock generator is sub-oscillator clock. In the dual-clock mode, the main-oscillator can stop oscillating when the SCR. 1 is set to 1 . When the main clock switch, we must care the following cases:

1. $\mathrm{X} 000 \mathrm{~B} \rightarrow \mathrm{X} 011 \mathrm{~B}$ (Fosc=Fm $\rightarrow \mathrm{Fosc}=\mathrm{Fs}$ ): we should not exchange the Fosc from Fm into Fs and disable Fm simultaneously. We could first exchange the FOSC from Fm into Fs, then disable the main-oscillator. So it should be X000B $\rightarrow$ X001B $\rightarrow$ X011B.
2. $\mathrm{X011B} \rightarrow \mathrm{X000B}$ (Fosc=Fs $\rightarrow$ Fosc=Fm): we should not enable Fm and exchange the Fosc from Fs into Fm simultaneously. We could first enable the main-oscillator; the 2nd step is calling a delay subroutine to wait the main-oscillator oscillating stably; then exchange the FOSC from Fs into Fm is the last step. So it should be X011B $\rightarrow$ X001B $\rightarrow$ delay the Fm oscillating stable time $\rightarrow$ X000B.
We must remember that the X 010 B state is inhibitive, because it will induce the system shutdown.
The organization of the dual-clock operation mode is shown in Figure 5-4.


Figure 5-4 Organization of the dual-clock operation mode

### 5.11 Watchdog Timer (WDT)

The watchdog timer (WDT) is organized as a 4-bit up counter designed to prevent the program from unknown errors. The WDT can be enabled by mask option code. If the WDT overflows, the chip will be reset. At initial reset, the input clock of the WDT is Fosc/1024. The input clock of the WDT can be switched to FOSC/16384 by setting SCR. 2 register. The contents of the WDT can be reset by the instruction CLR WDT. In normal operation, the application program must reset WDT before it overflows. A WDT overflow indicates that operation is not under control and the chip will be reset. The WDT overflow period is about 500 mS when the system clock (FOSC) is 32 KHz and WDT clock input is Fosc/1024. The organization of the Divider0 and watchdog timer is shown in Figure 5-5. The minimum WDT time interval is 1/(Fosc/16384x16) - 1/(Fosc/16384).


Figure 5-5 Organization of Divider0 and watchdog timer

### 5.12 Timer/Counter

### 5.12.1 Timer 0 (TMO)

Timer 0 (TMO) is a programmable 8-bit binary down-counter. The specified value can be loaded into TMO by executing the MOV TMOL(TMOH),R instructions. When the MOV TMOL(TMOH),R instructions are executed, it will stop the TMO down-counting (if the TMO is down-counting) and reset the start bit (MR0.3) to 0 , and the specified value is loaded into TM0. Then we can set MR0.3 to 1 to cause the event flag 1 (EVF.1) is reset and the TM0 starts to down count. When it decrements to FFH from 00 H , Timer 0 stops down-counting and generates an underflow flag (EVF. $1=1$ ). Then, if the Timer 0 interrupt enable flag has been set (IEF. $1=1$ ), the interrupt is executed, while if the hold release enable flag 1 has been set (HEF. $1=1$ ), the hold state is terminated. The Timer 0 clock input can be set as Fosc/1024 or FOSC/4 by setting MRO bit 0 . The default timer value is FOSC/4. The organization of Timer 0 is shown in Figure 5-6.

If the Timer 0 clock input is FOSC/4:
Desired Timer 0 interval $=($ preset value +1$) \times 4 \times 1 /$ FOSC
If the Timer 0 clock input is Fosc/1024:
Desired Timer 0 interval $=($ preset value +1$) \times 1024 \times 1 /$ Fosc
Preset value: Decimal number of Timer 0 preset value
Fosc: Clock oscillation frequency


Figure 5-6 Organization of Timer 0

### 5.12.2 Timer 1 (TM1)

Timer 1 (TM1) is also a programmable 8-bit binary down counter, as shown in Figure 5-7. Timer 1 can output an arbitrary frequency to the MFP pin. The input clock of Timer 1 can be one of three sources: FOSC/64, FOSC or FS. The source can be selected by setting bit 0 and bit 1 of mode register 1 (MR1). At initial reset, the Timer 1 clock input is Fosc. When the MOV TM1L, R or MOV TM1H,R instruction is executed, the specified value is loaded into the autoreload buffer and the TM1 down-counting will be disabled that is the start bit (MR1.3) is reset to 0 simultaneously. If the bit 3 of MR1 is set (MR1.3 = 1), the content of the auto-reload buffer will be loaded into the TM1 down counter, and Timer 1 starts to down count, and the event flag 7 is reset (EVF.7=0). When the timer decrements to 0 FFH from 00 H , it will generate an underflow (EVF. $7=1$ ) and auto-reload the specified data then continue to count down. When Timer1 underflows, if interrupt enable flag 7 has been set to 1 (IEF. $7=1$ ), an interrupt is executed; if hold mode release enable flag 7 is set to 1 (HEF. $7=1$ ), the hold state is terminated. The specified frequency of Timer 1 can be delivered to the MFP output pin by programming bit 2 of MR1. Bit 3 of MR1 can be used to make Timer 1 stop or start counting.

In a case where Timer 1 clock input is FT:
Desired Timer 1 interval = (preset value +1) / FT
Desired frequency for MFP output pin $=\mathrm{FT} \div($ preset value +1$) \div 2(\mathrm{~Hz})$
Preset value: Decimal number of Timer 1 preset value
Fosc: Clock oscillation frequency


Figure 5-7 Organization of Timer 1
For example, when FT equals 32768 Hz , depending on the preset value of TM1, the MFP pin will output a single tone signal in the tone frequency range from 64 Hz to 16384 Hz . The relation between the tone frequency and the preset value of TM1 is shown in the table below.

|  |  | 3rd octave |  |  | 4th octave |  |  | 5th octave |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{aligned} & \text { Tone } \\ & \text { frequency } \end{aligned}$ | TM1 preset value \& MFP frequency |  | Tone frequency | TM1 preset value \& MFP frequency |  | $\begin{aligned} & \text { Tone } \\ & \text { frequency } \end{aligned}$ | TM1 preset value \& MFP frequency |  |
|  | C | 130.81 | 7CH | 131.07 | 261.63 | 3EH | 260.06 | 523.25 | 1EH | 528.51 |
|  | C \# | 138.59 | 75H | 138.84 | 277.18 | ЗАН | 277.69 | 554.37 | 1 CH | 564.96 |
|  | D | 146.83 | 6FH | 146.28 | 293.66 | 37H | 292.57 | 587.33 | 1BH | 585.14 |
| T | D \# | 155.56 | 68H | 156.03 | 311.13 | 34H | 309.13 | 622.25 | 19H | 630.15 |
| 0 | E | 164.81 | 62H | 165.49 | 329.63 | 31H | 327.68 | 659.26 | 18H | 655.36 |
|  | F | 174.61 | 5DH | 174.30 | 349.23 | 2EH | 348.58 | 698.46 | 16H | 712.34 |
| N | F \# | 185.00 | 58H | 184.09 | 369.99 | 2BH | 372.35 | 739.99 | 15H | 744.72 |
|  | G | 196.00 | 53H | 195.04 | 392.00 | 29H | 390.08 | 783.99 | 14H | 780.19 |
| E | G \# | 207.65 | 4EH | 207.39 | 415.30 | 26H | 420.10 | 830.61 | 13H | 819.20 |
|  | A | 220.00 | 49H | 221.40 | 440.00 | 24H | 442.81 | 880.00 | 12H | 862.84 |
|  | A \# | 233.08 | 45H | 234.05 | 466.16 | 22 H | 468.11 | 932.23 | 11H | 910.22 |
|  | B | 246.94 | 41H | 248.24 | 493.88 | 20 H | 496.48 | 987.77 | 10H | 963.76 |

Note: Central tone is A4 $(440 \mathrm{~Hz})$.
Table 2 The relation between the tone frequency and the preset value of TM1

### 5.12.3 Mode Register 0 (MRO)

Mode Register 0 is organized as a 4-bit binary register (MR0.0 to MR0.3). MR0 can be used to control the operation of Timer 0 . The bit descriptions are as follows:


Note: W means write only.
Bit $0=0 \quad$ The fundamental frequency of Timer 0 is Fosc/4.
$=1$ The fundamental frequency of Timer 0 is Fosc/1024.
Bit 1 \& Bit 2 are reserved
Bit $3=0 \quad$ Timer 0 stops down-counting.
$=1$ Timer 0 starts down-counting.

### 5.12.4 Mode Register 1 (MR1)

Mode Register 1 is organized as a 4-bit binary register (MR1.0 to MR1.3). MR1 can be used to control the operation of Timer 1. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| MR1 | $W$ | $W$ | $W$ | $W$ |

Note: W means write only.
Bit $0=0 \quad$ The internal fundamental frequency of Timer 1 is Fosc.
$=1$ The internal fundamental frequency of Timer 1 is FOSC/64.
Bit $1=0$ The fundamental frequency source of Timer1 is the internal clock.
$=0$ The fundamental frequency source of Timer1 is the sub-oscillator frequency Fs(32.768KHz).
Bit $2=0$ The specified waveform of the MFP generator is delivered at the MFP output pin.
$=1$ The specified frequency of Timer 1 is delivered at the MFP output pin.
Bit $3=0$ Timer 1 stops down-counting.
$=1$ Timer 1 starts down-counting.

### 5.13 Interrupts

The W742C818 provides four internal interrupt sources (Divider 0, Divider 1, Timer 0, Timer 1) and seven external interrupt source (port P1.2(/INT 0), RC.0-3, Serial port, P1.3(/INT1)). Vector addresses for each of the interrupts are located in the range of program memory (ROM) addresses 004 H to 023 H . The flags IEF, PEF, and EVF are used to control the interrupts. When EVF is set to "1" by hardware and the corresponding bits of IEF and PEF have been set by software, an interrupt is generated. When PC jumps to an interrupt vector by interrupt event, the corresponding bit of EVF will be clear, and all of the interrupts will be inhibited until the EN INT or MOV IEF,\#I instruction is invoked. Normally, the EN INT instruction will be asserted before the RTN instruction. The interrupts can also be disabled by executing the DIS INT instruction. When an interrupt is generated in the hold mode, the hold mode will be released momentarily and interrupt service routine will be executed. After

## Vinnbond

executing interrupt service routine, the $\mu \mathrm{C}$ will enter hold mode automatically. The operation flow chart is shown in Figure 5-9. The control diagram is shown Figure 5-8.


Figure 5-8 Interrupt event control diagram

### 5.14 Stop Mode Operation

In stop mode, all operations of the $\mu \mathrm{C}$ cease. The $\mu \mathrm{C}$ enters stop mode when the STOP instruction is executed and exits stop mode when an external trigger is activated (by a falling signal on the RC or RD port). When the designated signal is accepted, the $\mu \mathrm{C}$ awakens and executes the next instruction. In the dual-clock slow operation mode, the STOP instruction will disable both the main-oscillator and sub-oscillator oscillating; To avoid erroneous execution, the NOP instruction should follow the STOP command.

### 5.14.1 Stop Mode Wake-up Enable Flag for RC and RD Port (SEF)

The stop mode wake-up flag for port RC and RD is organized as an 8-bit binary register (SEF. 0 to SEF.7). Before port RC and RD can be used to exit the stop mode, the content of the SEF must be set first. The SEF is controlled by the MOV SEF, \#I instruction. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEF | w | W | W | W | w | w | w | w |

Note: W means write only.
SEF. $0=1$ Device will exit stop mode when a falling edge signal is applied to pin RC. 0
SEF. 1 = 1 Device will exit stop mode when a falling edge signal is applied to pin RC. 1
SEF. 2 = 1 Device will exit stop mode when a falling edge signal is applied to pin RC. 2
SEF. 3 = 1 Device will exit stop mode when a falling edge signal is applied to pin RC. 3
SEF. 4 = 1 Device will exit stop mode when a falling edge signal is applied to pin RD. 0
SEF. $5=1$ Device will exit stop mode when a falling edge signal is applied to pin RD. 1
SEF. $6=1$ Device will exit stop mode when a falling edge signal is applied to pin RD. 2
SEF. 7 = 1 Device will exit stop mode when a falling edge signal is applied to pin RD. 3

### 5.15 Hold Mode Operation

In hold mode, all operations of the $\mu \mathrm{C}$ cease, except for the operation of the oscillator, Timer, Divider, and LCD driver. The $\mu \mathrm{C}$ enters hold mode when the HOLD instruction is executed. The hold mode can be released in one of nine ways: by the action of timer 0 , timer 1 , divider 0 , divider 1, RC port, P1.2(/INT0), Serial I/O, P1.3(/INT1) and RD port. Before the device enters the hold mode, the HEF,HEFD, PEF, and IEF flags must be set to control the hold mode release conditions. When any of the HCF bits is "1," the hold mode will be released. Regarding to RC and RD port, PSR0 and PSR1 registers indicate signal change on which pin of the port. The HCF and HCFD are set by hardware and clear by software. When EVF,EVFD and HEF,HEFD have been reset by the CLR EVF,\#I CLR EVFD and MOV HEF,\#I CLR HEFD instructions, the corresponding bit of HCF,HCFD is reset simultaneously. The HCF and HCFD should be clear every time before enter the hold mode. For more details, refer to the following flow chart.


Figure 5-9 Hold Mode and Interrupt Operation Flow Chart

### 5.15.1 Hold Mode Release Enable Flag (HEF,HEFD)

The hold mode release enable flag is organized on an 8-bit binary register (HEF. 0 to HEF.7) and a 1-bit register(HEFD). The HEF and HEFD are used to control the hold mode release conditions. It is controlled by the MOV HEF, \#I, MOV HEFD,\#I instructions. The bit descriptions are as follows:


Note: W means write only.
HEF. $0=1$ Overflow from the Divider 0 causes Hold mode to be released.
HEF. 1 = 1 Underflow from Timer 0 causes Hold mode to be released.
HEF.2 $=1$ Signal change at port RC causes Hold mode to be released.
HEF. $3=1$ Falling edge signal at port P1.2(/INTO) causes Hold mode to be released.
HEF. $4=1$ Overflow from the Divider 1 causes Hold mode to be released.
HEF. $5=1$ Serial I/O
HEF. $6=1$ Falling edge signal at port P1.3(/INT1) causes Hold mode to be released.
HEF. 7 = 1 Underflow from Timer 1 causes Hold mode to be released.
HEFD = 1 Signal change at port RD causes Hold mode to be released.

### 5.15.2 Interrupt Enable Flag (IEF)

The interrupt enable flag is organized as a 8-bit binary register (IEF. 0 to IEF.7). These bits are used to control the interrupt conditions. It is controlled by the MOV IEF, \#I instruction. When one of these interrupts is occurred, the corresponding event flag will be clear, but the other bits are unaffected. In interrupt subroutine, these interrupts will be disable till the instruction MOV IEF, \#I or EN INT is executed again. However, these interrupts can be disable by executing DIS INT instruction. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| IEF | w | w | W | w | W | w | w | W |

Note: W means write only.
IEF. $0=1$ Interrupt 0 is accepted by overflow from the Divider 0 .
IEF. $1=1$ Interrupt 1 is accepted by underflow from the Timer 0.
IEF. $2=1$ Interrupt 2 is accepted by a signal change at port RC.
IEF. $3=1$ Interrupt 3 is accepted by a falling edge signal at port P1.2(/INTO).
IEF. $4=1$ Interrupt 4 is accepted by overflow from the Divider 1.
IEF. $5=1$ Interrupt 5 is accepted by Serial I/O signal
IEF. $6=1$ Interrupt 6 is accepted by a falling edge signal at port P1.3(/INT1).
IEF. 7 = 1 Interrupt 7 is accepted by underflow from Timer 1.

### 5.15.3 Port Enable Flag (PEF,P1EF)

The port enable flag is organized as 8-bit binary register (PEF. 0 to PEF.7) and 4-bit register (P1EF. 2 and P1EF.3). Before port RC,RD may be used to release the hold mode , the content of the PEF must be set first. The PEF and P1EF are controlled by the MOV PEF, \#I MOV P1EF,\#I
instructions. The bit descriptions are as follows. Besides release hold mode, the RC port can be bit controlled individually to perform interrupt function.


Note: W means write only.

PEF.0: Enable/disable the signal change at pin RC. 0 to release hold mode or perform interrupt.
PEF.1: Enable/disable the signal change at pin RC. 1 to release hold mode or perform interrupt. PEF.2: Enable/disable the signal change at pin RC. 2 to release hold mode or perform interrupt.
PEF.3: Enable/disable the signal change at pin RC. 3 to release hold mode or perform interrupt.
PEF.4: Enable/disable the signal change at pin RD. 0 to release hold mode.
PEF.5: Enable/disable the signal change at pin RD. 1 to release hold mode.
PEF.6: Enable/disable the signal change at pin RD. 2 to release hold mode.
PEF.7: Enable/disable the signal change at pin RD. 3 to release hold mode.
P1EF.2: Enable/disable the falling edge signal at P1.2 to release hold mode.
P1EF.3: Enable/disable the falling edge signal at P1.3 to release hold mode.

### 5.15.4 Hold Mode Release Condition Flag (HCF,HCFD)

The hold mode release condition flag is organized as 8-bit binary register (HCF. 0 to HCF.7)and HCFD. It indicates which one releases the hold mode, and is set by hardware. The HCF can be read out by the MOVA R, HCFL and MOVA R, HCFH instructions. When any of the HCF bits is "1," the hold mode will be released. But the HCFD can not be read, it is only for internal flag. It records the port RD releases hold mode. The HCF and HCFD are set by hardware and cleared when EVF or HEF are cleared. The HCF and HCFD should be clear every time before enter the hold mode. When EVF, EVFD and HEF, HEFD have been reset, the corresponding bit of HCF,HCFD is reset simultaneously. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| HCF | R | R | R | R | R | R | R | R |

HCFD: internal flag, can not be read

Note: R means read only.
HCF. $0=1$ Hold mode was released by overflow from the divider 0.
HCF. $1=1$ Hold mode was released by underflow from the timer 0 .

HCF. $2=1$ Hold mode was released by a signal change at port RC.
HCF. 3 = 1 Hold mode was released by a signal change at port P1.2(/INT0).
HCF. 4 = 1 Hold mode was released by overflow from the divider 1.
HCF. 5 = 1 Hold mode was released by Serial I/O signal.
HCF. $6=1$ Hold mode was released by a signal change at port P1.3(/INT1).
HCF. $7=1$ Hold mode was released by underflow from the timer 1.
HCFD $=1$ Hold mode was released by a signal change at port RD.

### 5.15.5 Event Flag (EVF,EVFD)

The event flag is organized as a 8-bit binary register (EVF. 0 to EVF.7) and EVFD. It is set by hardware and reset by CLR EVF,\#I ,CLR EVFD instructions or the interrupt occurrence. The bit descriptions are as follows:

|  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EVF | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |

EVFD R/W

Note: R/W means read/write.
EVF. $0=1$ Overflow from divider 0 occurred.
EVF. $1=1$ Underflow from timer 0 occurred.
EVF. $2=1$ Signal change at port RC occurred.
EVF. 3 = 1 Falling edge signal at port P1.2(/INT0) occurred.
EVF. $4=1$ Overflow from divider 1 occurred.
EVF. $5=1$ Serial I/O occurred.
EVF. $6=1$ Falling edge signal at port P1.3(/INT1) occurred.
EVF. 7 = 1 Underflow from Timer 1 occurred.
EVFD $=1$ Signal change at port RD occurred.

### 5.16 Reset Function

The W742C818 is reset either by a power-on reset or by pulling low the external $\overline{\mathrm{RES}}$ pin. The initial state of the W742C818 after the reset function is executed is described below.

| Program Counter (PC) | 000 H |
| :--- | :--- |
| TM0, TM1 | Reset |
| MR0, MR1, PAGE registers | Reset |
| PSR0, PSR1, PSR2, SCR registers | Reset |
| IEF, HEF,HEFD, HCF, PEF, P1EF, EVF, EVFD, SEF flags | Reset |
| WRP, DBKR register | Reset |


| Timer 0 input clock | Fosc/4 |
| :--- | :--- |
| Timer 1 input clock | Fosc |
| MFP output | Low |
| DTMF output | Hi-Z |
| Input/output ports RA,RB, P0 | Input mode |
| Output port RE \& RF | High |
| RA, RB \& P0 ports output type | CMOS type |
| RC,RD ports pull-high resistors | Disable |
| Input clock of the watchdog timer | Fosc/1024 |
| LCD display | OFF |

Table 3 The initial state after the reset function is executed

### 5.17 Input/Output Ports RA, RB \& P0

Port RA consists of pins RA. 0 to RA.3. Port RB consists of pins RB. 0 to RB.3. Port P0 consists of pins P0.0 to P0.3. At initial reset, input/output ports RA, RB and P0 are all in input mode. When RA and RB are used as output ports, CMOS or NMOS open drain output type can be selected by the PMO register. But when PO is used as output port, the output type is always CMOS output type. Each pin of port RA, RB and P0 can be specified as input or output mode independently by the PM1, PM2 and PM6 registers. The MOVA R, RA or MOVA R, RB or MOVA R, PO instructions operate the input functions and the MOV RA, R or MOV RB, R or MOV PO, R operate the output functions. For more detail port structure, refer to the and Figure 5-10 and Figure 5-10.


Figure 5-10 Architecture of RA (RB) Input/Output Pins


Figure 5-11 Architecture of PO Input/Output pins

### 5.17.1 Port Mode 0 Register (PMO)

The port mode 0 register is organized as 4-bit binary register (PM0.0 to PM0.3). PM0 can be used to determine the port structure; it is controlled by the MOV PMO, \#l instruction. The bit description is as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | PM0 | $w$ | $w$ | $w$ |

Note: W means write only.
Bit $0=0 \quad$ RA port is CMOS output type. Bit $0=1 \quad$ RA port is NMOS open drain output type.
Bit $1=0 \quad$ RB port is CMOS output type. Bit $1=1 \quad$ RB port is NMOS open drain output type.
Bit $2=0 \quad$ RC port pull-high resistor is disabled. Bit $2=1 \quad R C$ port pull-high resistor is enabled.
Bit $3=0 \quad$ RD port pull-high resistor is disabled. Bit $3=1 \quad$ RD port pull-high resistor is enabled.

### 5.17.2 Port Mode 1 Register (PM1)

The port mode 1 register is organized as 4-bit binary register (PM1.0 to PM1.3). PM1 can be used to control the input/output mode of port RA. PM1 is controlled by the MOV PM1, \#I instruction. The bit description is as follows:

PM1 | 3 |
| :---: |

Note: W means write only.
Bit $0=0$ RA. 0 works as output pin; Bit $0=1$ RA. 0 works as input pin
Bit $1=0$ RA. 1 works as output pin; Bit $1=1$ RA. 1 works as input pin
Bit $2=0$ RA. 2 works as output pin; Bit $2=1$ RA. 2 works as input pin
Bit $3=0$ RA. 3 works as output pin; Bit $3=1$ RA. 3 works as input pin

At initial reset, port RA is input mode ( $\mathrm{PM} 1=1111 \mathrm{~B}$ ).

### 5.17.3 Port Mode 2 Register (PM2)

The port mode 2 register is organized as 4-bit binary register (PM2.0 to PM2.3). PM2 can be used to control the input/output mode of port RB. PM2 is controlled by the MOV PM2, \#I instruction. The bit description is as follows:


Note: W means write only.
Bit $0=0$ RB. 0 works as output pin; Bit $0=1$ RB. 0 works as input pin
Bit $1=0$ RB. 1 works as output pin; Bit $1=1$ RB. 1 works as input pin
Bit $2=0$ RB. 2 works as output pin; Bit $2=1$ RB. 2 works as input pin Bit $3=0$ RB. 3 works as output pin; Bit $3=1$ RB. 3 works as input pin At initial reset, the port RB is input mode ( $\mathrm{PM} 2=1111 \mathrm{~B}$ ).

### 5.17.4 Port Mode 6 Register (PM6)

The port mode 6 register is organized as 4-bit binary register (PM6.0 to PM6.3). PM6 can be used to control the input/output mode of port P0. PM6 is controlled by the MOV PM6, \#I instruction. The bit description is as follows:


Note: W means write only.
Bit $0=0 \quad$ P0.0 works as output pin; Bit $0=1 \quad$ P0.0 works as input pin Bit $1=0 \quad$ P0.1 works as output pin; Bit $1=1 \quad$ P0.1 works as input pin Bit $2=0 \quad \mathrm{P} 0.2$ works as output pin; Bit $2=1 \quad \mathrm{P} 0.2$ works as input pin Bit $3=0 \quad \mathrm{P} 0.3$ works as output pin; Bit $3=1 \quad \mathrm{P} 0.3$ works as input pin At initial reset, the port P0 is input mode ( $\mathrm{PM} 6=1111 \mathrm{~B}$ ).

### 5.18 Serial I/O interface

The bit 0 and bit 1 of port P0 can be used as a serial input/output port. P0.0 is the serial clock I/O pin and P0.1 is the serial data I/O pin. A 4-bit binary register, Serial Interface Control register(SIC), controls the serial port. SIC is controlled by the MOV SIC,\#I instruction. The bit definition is as follow:


[^0]| Bit1 | $=0$ | P0.0 works as serial clock input pin |
| ---: | :--- | :--- |
|  | $=1$ | P0.0 works as serial clock output pin |
| Bit2 | $=0$ | Serial data latched/changed at falling edge of clock |
|  | $=1$ | Serial data latched/changed at rising edge of clock |
| Bit3 | $=0$ | Serial clock output frequency is fosc/2 |
|  | $=1$ | Serial clock output frequency is fosc/ 256 |

At initial reset, $\mathrm{SIC}=0000 \mathrm{~B}$.

The serial I/O functions are controlled by the instructions SOP R and SIP R. The two instructions are described below:
(1) When in the first time the SIP R instruction is executed, the data will be loaded to the ACC and RAM from the serial input buffer. But this data is not meaningful, it is used to enable serial port. There are two methods to get the serial data, one is interrupt and the other is polling. When enable the serial input, the bit 1 of port status register 2(PRS2) will automatically be set to "1" (BUSYI = 1). Then the P0.0 pin will send out 8 clocks or accept 8 clocks from external device and the data from the P0.1 pin will be loaded to SIB buffer at the rising or falling edge of the P0.0 pin. After the 8 bits have been received, BUSYI will be reset to " 0 " and EVF. 5 will be set to "1." At this time, if IEF. 5 has been set (IEF. $5=1$ ), an interrupt is executed then the SIP R instruction can get the correct data from the serial input buffer(SIB), low nibble of SIB moves to ACC register and the high nibble moves to RAM; if HEF. 5 has been set (HEF. $5=1$ ), the hold state is terminated. The polling method is to check the status of PSR2.1 (BUSYI) to know whether the serial input process is completed or not. If a serial input process is not completed, but the SIP R instruction is executed again, the data will be lost. The timing is shown in Figure 5-12.


Figure 5-12 Timing of the Serial Input Function (SIP R)
(2) When the SOP R instruction is executed, the data will be loaded to the serial output buffer (SOB) from ACC and the RAM, the low nibble data of SOB is from ACC register and the high nibble data is from RAM, and bit 3 of port status register 2(PSR2) will be set to "1" (BUSYO = 1). Then the P0.0 pin will send out 8 clocks or accept 8 clocks from external device and the data in SOB will be sent out at the rising or falling edge of the P 0.1 pin . After the 8 clocks have been sent, BUSYO will be reset to "0" and EVF. 5 will be set to "1." At this time, if IEF. 5 has been set (IEF. $5=1$ ), an interrupt is executed; if HEF. 5 has been set (HEF. $5=1$ ), the hold state is terminated. Users can check the status of PSR2.3 (BUSYO) to know whether the serial output process is completed or not. If a serial output process is not completed, but the SOP R instruction is executed again, the data will be lost. The timing is shown in Figure 5-13.


Figure 5-13 Timing of the Serial Output Function (SOP R)

## Port Status Register 2 (PSR2)

Port status register 2 is organized as 4-bit binary register (PSR2.0 to PSR2.3). PSR2 is controlled by the MOVA R, PSR2, and CLR PSR2 instructions. The bit descriptions are as follows:


Note: R means read only.
Bit 0 is reserved.
Bit 1 (BUSYI): Serial port input busy flag.
Bit 2 is reserved.
Bit 3 (BUSYO): Serial port output busy flag.

### 5.19 Input Ports RC

Port RC consists of pins RC. 0 to RC.3. Each pin of port RC can be connected to an internal pull-high resistor, which is controlled by the port mode 0 register (PMO). When the PEF, HEF, and IEF corresponding to the RC port are set, a signal change at the specified pins of port RC will execute the hold mode release or interrupt subroutine. Port status register 0 (PSRO) records the status of signal changes on the pins of port RC. PSRO can be read out and cleared by the MOVA R, PSRO, and CLR PSRO instructions. In addition, the falling edge signal on the pin of port RC specified by the instruction MOV SEF, \#l will cause the device to exit the stop mode. Refer to Figure 5-14 and the instruction table for more details.


Figure 5-14 Architecture of Input Ports RC

### 5.19.1 Port Status Register 0 (PSRO)

Port status register 0 is organized as 4-bit binary register (PSR0.0 to PSR0.3). PSR0 can be read or cleared by the MOVA R, PSRO, and CLR PSRO instructions. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PSR0 | R | R | R | R |

Note: R means read only.
Bit $0=1 \quad$ Signal change at RC. 0
Bit $1=1 \quad$ Signal change at RC. 1
Bit $2=1$ Signal change at RC. 2
Bit $3=1 \quad$ Signal change at RC. 3

### 5.20 Input Ports RD

Port RD consists of pins RD. 0 to RD.3. Each pin of port RD can be connected to a pull-high resistor, which is controlled by the port mode 0 register (PMO). When the PEF and HEFD corresponding to the RD port are set, a signal change at the specified pins of port RD will execute the hold mode release. Port status register 1 (PSR1) records the status of signal changes on the pins of port RD. PSR1 can be read out and cleared by the MOVA R, PSR1, and CLR PSR1 instructions. In addition, the falling edge signal on the pin of port RD specified by the instruction MOV SEF, \#I will cause the device to exit the stop mode. Refer to Figure 5-15 and the instruction table for more details.


Figure 5-15 Architecture of Input Ports RD

### 5.20.1 Port Status Register 1 (PSR1)

Port status register 1 is organized as 4-bit binary register (PSR1.0 to PSR1.3). PSR1 can be read or cleared by the MOVA R, PSR1, and CLR PSR1 instructions. The bit descriptions are as follows:

|  | 3 | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: | :---: |
| PSR1 | R | R | R | R |

Note: R means read only.
Bit $0=1 \quad$ Signal change at RD. 0
Bit $1=1 \quad$ Signal change at RD. 1
Bit $2=1$ Signal change at RD. 2
Bit $3=1 \quad$ Signal change at RD. 3

### 5.21 Output Port RE \& RF

Output port RE and RF are used as output of the internal RT port. When the MOV RE, R or MOV RF, $\mathbf{R}$ instruction is executed, the data in the RAM will be output to port RT through port RE or RF. They provide high sink current to drive LED.

### 5.22 Input Port P1

Input port P1 is a multi-function input port. When the MOVA R, P1 instruction is executed, the P1 data is passed to the RAM and A register. The P1.2 and P1.3 can be configured as the external interrupt /INT0 and /INT1 by set P1EF. 2 and P1EF. 3.

### 5.23 DTMF Output Pin (DTMF)

W742C818 provides a DTMF generator which outputs the dual tone multi-frequency signal to the DTMF pin. The DTMF generator can work well at the operating frequency of 3.58 MHz . A DTMF register specify the desired low/high frequency. And the Dual Tone Control Register (DTCR) can control whether the dual tone will be output or not. The tones are divided into two groups (low group and high group). The relation between the DTMF signal and the corresponding touch tone keypad is shown in Figure 5-16


Figure 5-16 The relation between the touch tone keypad and the frequency

### 5.23.1 DTMF register

DTMF register is organized as 4-bit binary register. By controlling the DTMF register, one tone of the low/high group can be selected. The MOV DTMF,R instruction can specify the wanted tones. The bit descriptions are as follows:


Note: W means write only.

|  | b3 |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: |
|  | b2 | b1 | b0 | Selected tone |  |
| High <br> group <br> (Col) | X | X | 0 | 0 | 1209 Hz |
|  | X | X | 0 | 1 | 1336 Hz |
|  | X | X | 1 | 0 | 1477 Hz |
| Low | X | X | 1 | 1 | 1633 Hz |
| group |  |  |  |  |  |
| (Row) | 0 | 0 | X | X | 697 Hz |
|  | 0 | 1 | X | X | 770 Hz |
|  | 1 | 0 | X | X | 852 Hz |
|  |  | 1 | X | X | 941 Hz |

Note: X means this bit do not care.

### 5.23.2 Dual Tone Control Register (DTCR)

Dual tone control register is organized as 4-bit binary register. The output of the dual or single tone will be controlled by this register. The MOV DTCR,\#I instruction can specify the wanted status. The bit descriptions are as follows:


Note: W means write only.
Bit $0=1 \quad$ Low group tone output is enabled.
Bit $1=1$ High group tone output is enabled.
Bit $2=1 \quad$ DTMF output is enabled. When Bit 2 is reset to 0 , the DTMF output pin will be Hi-Z state.
Bit 3 is reserved.

### 5.24 MFP Output Pin (MFP)

The MFP output pin can select the output of the Timer 1 clock or the modulation frequency; the output of the pin is determined by mode register 1 (MR1). The organization of MR1 is shown in Figure 5-7. When bit 2 of MR1 is reset to " 0, " the MFP output can deliver a modulation output in any combination of one signal from among DC, $4096 \mathrm{~Hz}, 2048 \mathrm{~Hz}$, and one or more signals from among $128 \mathrm{~Hz}, 64 \mathrm{~Hz}, 8 \mathrm{~Hz}, 4 \mathrm{~Hz}, 2 \mathrm{~Hz}$, or 1 Hz (the clock source is from 32.768 KHz crystal). The MOV MFP, \#l instruction is used to specify the modulation output combination. The data specified by the 8 -bit operand and the MFP output pin are shown in next page.

| R7 R6 | R5 | R4 | R3 | R2 | R1 | R0 | FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 0 | 0 | 0 | 0 | 0 | 0 | Low level |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 1 Hz |
| 01 | 0 | 0 | 0 | 0 | 0 | 0 | High level |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 1 Hz |
| 10 | 0 | 0 | 0 | 0 | 0 | 0 | 2048 Hz |
|  | 0 | 0 | 0 | 0 | 0 | 1 | 2048 Hz * 128 Hz |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 2048 Hz * 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 2048 Hz * 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 2048 Hz * 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | 2048 Hz * 2 Hz |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 2048 Hz * 1 Hz |
| 11 | 0 | 0 | 0 | 0 | 0 | 0 | 4096 Hz |
|  | 0 | 0 | 0 | 0 | 0 | 1 | $4096 \mathrm{~Hz}^{*} 128 \mathrm{~Hz}$ |
|  | 0 | 0 | 0 | 0 | 1 | 0 | 4096 Hz * 64 Hz |
|  | 0 | 0 | 0 | 1 | 0 | 0 | 4096 Hz * 8 Hz |
|  | 0 | 0 | 1 | 0 | 0 | 0 | 4096 Hz * 4 Hz |
|  | 0 | 1 | 0 | 0 | 0 | 0 | $4096 \mathrm{~Hz}^{*} 2 \mathrm{~Hz}$ |
|  | 1 | 0 | 0 | 0 | 0 | 0 | 4096 Hz * 1 Hz |

Table 4 The relation between the MFP output frequency and the data specified by 8-bit operand

### 5.25 LCD Controller/Driver

The W742C818 can directly drive an LCD with 28 segment output pins and 8 common output pins for a total of $28 \times 8$ dots. The LCD driving mode is $1 / 8$ duty and $1 / 3$ or $1 / 4$ bias selected by option code. The alternating frequency of the LCD can be set as Fw/16, Fw/32, Fw/64, or Fw/128. The structure of the LCD alternating frequency ( $\mathrm{F}_{\mathrm{LCD}}$ ) is shown in the Figure 5-17.


Figure 5-17 LCD alternating frequency ( $\mathrm{F}_{\mathrm{LCD}}$ ) circuit diagram
$\mathrm{Fw}=32.768 \mathrm{KHz}$, the LCD frequency is as shown in the table below.

| LCD Frequency | $\mathbf{1 / 8}$ duty |
| :--- | :---: |
| Fw/128 $(256 \mathrm{~Hz})$ | 32 |
| $\mathrm{Fw} / 64(512 \mathrm{~Hz})$ | 64 |
| $\mathrm{Fw} / 32(1024 \mathrm{~Hz})$ | 128 |
| $\mathrm{Fw} / 16(2048 \mathrm{~Hz})$ | 256 |

Table 5 The relationship between the $\mathrm{F}_{\text {LCD }}$ and the duty cycle
Corresponding to the 28 LCD drive output pins, there are 56 LCD data RAM segments. Instructions such as MOV LPL,R, MOV LPH,R, MOV @LP,R, and MOV R,@LP are used to control the LCD data RAM. The data in the LCD data RAM are transferred to the segment output pins automatically without program control. When the bit value of the LCD data RAM is "1," the LCD is turned on. When the bit value of the LCD data RAM is " 0 ", LCD is turned off. The contents of the LCD data RAM (LCDR) are sent out through the segment0 to segment27 pins by a direct memory access. The relation between the LCD data RAM and segment/common pins is shown below.

| OUTPUT <br> PIN | LCD <br> RAM | COM7 <br> BIT3 | COM6 <br> BIT2 | COM5 <br> BIT1 | COM4 <br> BIT0 | LCD <br> RAM | COM3 <br> BIT3 | COM2 <br> BIT2 | COM1 <br> BIT1 | COM0 <br> BIT0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SEG0 | LCDR01 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | LCDR00 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| SEG1 | LCDR03 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | LCDR02 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ | $\vdots$ |
| SEG26 | LCDR35 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | LCDR34 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |
| SEG27 | LCDR37 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ | LCDR36 | $0 / 1$ | $0 / 1$ | $0 / 1$ | $0 / 1$ |

Table 6 The relation between the LCDR and segment/common pins
The LCDON instruction turns the LCD display on (even in HOLD mode), and the LCDOFF instruction turns the LCD display off. At the initial reset state, the LCD display is turned off automatically. To turn on the LCD display, the instruction LCDON must be executed.

### 5.25.1 LCD RAM addressing method

There are 56 LCD RAMs (LCDROOH - LCDR37H) that should be indirectly addressed. The LCD RAM pointer (LP) is used to point to the address of the wanted LCD RAM but it is not readable. The LP is organized as 8 -bit binary register. The MOV LPL,R and MOV LPH,R
instructions can load the LCD RAM address from RAM to the LP register. The MOV @LP,R and MOV R,@LP instructions can access the pointed LCD RAM content.

### 5.25.2 LCD voltage and contrast adjusting

An internal voltage pump is enable/disable by option code. If the voltage pump is enable, set LCDON high to pump voltage and the signals of Com/Segment output to LCD pins according the LCD memory, clear LCDON low to turn off the voltage pump. The voltage of internal regulator is the base voltage of the voltage pump which pumps 3 or 4 times of the base voltage. The output voltage of the regulator is tunable by setting LCD contrast control register (LCDCC) by instruction MOV LCDCC,\#I. When LCDCC is equal to OAH, the output voltage is about 1.0 V . The higher value of LCDCC the lower voltage output of regulator. The adjustable voltage range is about from 0.74 V to 1.53 V . Accordingly, the LCD contrast is controlled by LCDCC register. The variation of the voltage depends on the $\mathrm{V}_{\mathrm{DD}}$.

### 5.25.3 LCD Power Connection

The LCD power connection of bias is shown in Figure 5-18 and Figure 5-19.


Figure 5-18 1/4 Bias LCD Power Connection


Figure 5-19 1/3 Bias LCD Power Connection

### 5.25.4 The output waveforms for the LCD driving mode

1/4 bias, $1 / 8$ duty, A type waveform Lighting System (Example)
Normal Operating Mode


Figure 5-20 1/4 bias, 1/8 duty, A type LCD waveform

1/4 bias, $1 / 8$ duty, $B$ type waveform Lighting System (Example)
Normal Operating Mode


Figure 5-21 1/4 bias, 1/8 duty, B type LCD waveform

## 6. ABSOLUTE MAXIMUM RATINGS

| PARAMETER | RATING | UNIT |
| :--- | :---: | :---: |
| Supply Voltage to Ground Potential | -0.3 to +7.0 | V |
| Applied Input/Output Voltage | -0.3 to +7.0 | V |
| Power Dissipation | 120 | mW |
| Ambient Operating Temperature | 0 to +70 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

## 7. DC CHARACTERISTICS

(VDD-VSS $=3.0 \mathrm{~V}, \mathrm{Fm}=3.58 \mathrm{MHz}, \mathrm{Fs}=32.768 \mathrm{KHz}, \mathrm{Ta}=25^{\circ} \mathrm{C}$, LCD on, INTERNAL PUMP DISABLE; unless otherwise specified)

| PARAMETER | SYM | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OP. Voltage (W742C813) | VDD | - | 2.4 | - | 6.0 | V |
| Op. Voltage (W742E813) | VDD | - | 2.4 | - | 4.8 | V |
| Op. Current (Crystal type) | IOP1 | No load (Ext-V) In dual-clock normal operation | - | 0.5 | 1.0 | mA |
| Op. Current (Crystal type) | IOP3 | No load (Ext-V) In dual-clock slow operation and Fm is stopped | - | 30 | 50 | $\mu \mathrm{A}$ |
| Hold Current (Crystal type) | IHM1 | Hold mode No load (ExtV) In dual-clock normal operation | - | 400 | 500 | $\mu \mathrm{A}$ |
| Hold Current (Crystal type) | IHM3 | Hold mode No load (ExtV) In dual-clock slow operation and Fm is stopped | - | 30 | 50 | $\mu \mathrm{A}$ |
| Hold Current (Crystal type) | IHM5 | Hold mode No load (ExtV) <br> VDD $=5 \mathrm{~V}$; In dual-clock slow operation and Fm is stopped | - | 50 | 80 | $\mu \mathrm{A}$ |
| Stop Current | ISM1 | Stop mode No load (ExtV) <br> Fm and Fs are stopped | - | 1 | 2 | $\mu \mathrm{A}$ |
| Input Low Voltage | VIL | - | Vss | - | 0.3VDD | V |
| Input High Voltage | VIH | - | 0.7VDD | - | VDD | V |
| MFP Output Low Voltage | VML | $\mathrm{IOL}=3.5 \mathrm{~mA}$ | - | - | 0.4 | V |
| MFP Output High Voltage | VMH | $1 \mathrm{OH}=3.5 \mathrm{~mA}$ | 2.4 | - | - | V |
| Port RA, RB, RD Output Low Voltage | VABL | $\mathrm{IOL}=2.0 \mathrm{~mA}$ | - | - | 0.4 | V |
| Port RA, RB, RD Output High Voltage | VABH | $\mathrm{IOH}=2.0 \mathrm{~mA}$ | 2.4 | - | - | V |
| LCD Supply Current | ILCD | All Seg. ON | - | - | 20 | $\mu \mathrm{A}$ |
| SEG0-SEG27 Sink Current (Used as LCD output) | IOL1 | $\begin{array}{r} \mathrm{VOL}=0.4 \mathrm{~V} \\ \mathrm{VLCD}=0.0 \mathrm{~V} \end{array}$ | 90 | - | - | $\mu \mathrm{A}$ |
| SEG0-SEG27 Drive Current (Used as LCD output) | IOH1 | $\begin{aligned} \mathrm{VOH} & =2.4 \mathrm{~V} \\ \mathrm{VLCD} & =3.0 \mathrm{~V} \end{aligned}$ | 90 | - | - | $\mu \mathrm{A}$ |
| Port RE, RF Sink Current | IEL | $\mathrm{VOL}=0.9 \mathrm{~V}$ | 9 | - | - | mA |


| Port RE, RF Source Current | IEH | $\mathrm{VOH}=2.4 \mathrm{~V}$ | 0.4 | 1.2 | - | mA |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| DTMF Output DC level | VTDC | $\mathrm{RL}=5 \mathrm{~K} \Omega, \mathrm{VDD}=2.5$ to 3.8V | 1.1 | - | 2.8 | V |
| DTMF Distortion | THD | $\mathrm{RL}=5 \mathrm{~K} \Omega, \mathrm{VDD}=2.5$ to 3.8 V | - | -30 | -23 | dB |
| DTMF Output Voltage | VTO | Low group, $\mathrm{RL}=5 \mathrm{~K} \Omega$ | 130 | 150 | 170 | mVrms |
| Pre-emphasis |  | $\mathrm{Col} / \mathrm{Row}$ | 1 | 2 | 3 | dB |
| Pull-up Resistor | RC | Port RC | 100 | 350 | 1000 | $\mathrm{~K} \Omega$ |
| RES Pull-up Resistor | RRES | - | 20 | 100 | 500 | $\mathrm{~K} \Omega$ |

## 8. AC CHARACTERISTICS

| PARAMETER | SYM. | CONDITIONS | MIN. | TYP. | MAX. | UNIT |
| :--- | :---: | :--- | :---: | :---: | :---: | :---: |
| Op. Frequency | Fosc | RC type | - | 2000 | - | KHz |
|  | Crystal type | - | 3.58 | - | MHz |  |
| Frequency deviation by <br> voltage drop for RC <br> oscillator | $\underline{\mathrm{f}}$ | $\frac{\mathrm{f}(3 \mathrm{~V})-\mathrm{f}(2.4 \mathrm{~V})}{\mathrm{f}(3 \mathrm{~V})}$ | - | - | 10 | $\%$ |
| Instruction cycle time | TI | One machine cycle | - | $4 /$ FOSC | - | S |
| Reset Active Width | TRAW | FOSC=32.768 KHz | 1 | - | - | $\mu \mathrm{S}$ |
| Interrupt Active Width | TIAW | FOSC=32.768 KHz | 1 | - | - | $\mu \mathrm{S}$ |

## 9. INSTRUCTION SET TABLE

| Symbol Description |  |
| :--- | :--- |
| ACC: | Accumulator |
| ACC.n: | Accumulator bit n |
| WR: | Working Register |
| WRP: | WR Page register |
| PAGE: | Page Register |
| DBKRL: | Data Bank Register (Low nibble) |
| DBKRH: | Data Bank Register ( High nibble) |
| ROMPR: | ROM Page Register |
| MR0: | Mode Register 0 |
| MR1: | Mode Register 1 |
| PM0: | Port Mode 0 |
| PM1: | Port Mode 1 Mode 4 |
| PM4: | Port Mode 5 |
| PM5: | Port Mode 6 |
| PM6: | Port Status Register 0 |
| PSR0: | Port Status Register 2 |
| PSR1: | Memory (RAM) of address R |
| PSR2: | LCD data RAM pointer |
| R: | Low nibble of the LCD data RAM pointer |
| LP: | High nibble of the LCD data RAM pointer |
| LPL: | Memory bit n of address R Flag |
| LPH: | Constant parameter |
| R.n: | Branch or jump address |
| I: | Carry Flag |
| L: | CF: |

Continued
TMOL: Low nibble of the Timer 0 counter
TMOH: $\quad$ High nibble of the Timer 0 counter
TM1L: Low nibble of the Timer 1 counter
LCDCC LCD contrast control register

TAB0: Look-up table address buffer 0
TAB1: Look-up table address buffer 1
TAB2: Look-up table address buffer 2
TAB3: Look-up table address buffer 3
IEF.n: Interrupt Enable Flag n
HCF.n: HOLD mode release Condition Flag n
HEF.n: HOLD mode release Enable Flag n
HEFD: RD port HOLD mode release Enable Flag
SEF.n: STOP mode wake-up Enable Flag n
PEF.n: Port Enable Flag n
P1EF.n: P1 Port Enable Flag n
EVF.n: Event Flag n
EVFD: $\quad$ RD port Event Flag $n$
$!=: \quad$ Not equal
\&: AND
^: OR
EX: Exclusive OR
$\leftarrow: \quad$ Transfer direction, result
$\left[P^{*} A G E * 10 \mathrm{H}+()\right]$ : Contents of address PAGE(bit2, bit1, bit0)* $10 \mathrm{H}+()$
$[P()]: \quad$ Contents of port $P$

| Machine code | Mnemonic |  | Function | Flag affected | W/C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Arithmetic |  |  |  |  |  |
| 00011000 0xxx xxxx | ADD | R, ACC | ACC $\leftarrow(\mathrm{R})+(\mathrm{ACC})$ | ZF, CF | 1/1 |
| 00011100 i iii nnnn | ADD | WRn, \#I | ACC $\leftarrow(\mathrm{WRn})+1$ | ZF, CF | 1/1 |
| 00011001 0xxx xxxx | ADDR | R, ACC | ACC, $R \leftarrow(\mathrm{R})+(\mathrm{ACC})$ | ZF, CF | 1/1 |
| 00011101 ii ii nnnn | ADDR | WRn, \#I | ACC, WRn $\leftarrow(\mathrm{WRn})+\mathrm{l}$ | ZF, CF | 1/1 |
| 00001000 0xxx xxxx | ADC | R, ACC | ACC $\leftarrow(\mathrm{R})+(\mathrm{ACC})+(\mathrm{CF})$ | ZF, CF | 1/1 |
| 00001100 i i i i nnnn | ADC | WRn, \#1 | ACC $\leftarrow(\mathrm{WRn})+\mathrm{I}+(\mathrm{CF})$ | ZF, CF | 1/1 |
| 00001001 0xxx xxxx | ADCR | R, ACC | ACC, $\mathrm{R} \leftarrow(\mathrm{R})+(\mathrm{ACC})+(\mathrm{CF})$ | ZF, CF | 1/1 |
| 00001101 iiii nnnn | ADCR | WRn, \#I | ACC, $\mathrm{WRn} \leftarrow(\mathrm{WRn})+\mathrm{l}+$ (CF) | ZF, CF | 1/1 |
| 00101000 0xxx xxxx | ADU | R, ACC | ACC $\leftarrow(\mathrm{R})+(\mathrm{ACC})$ | ZF | 1/1 |
| 00101100 i i i i nnnn | ADU | WRn, \#I | ACC $\leftarrow(\mathrm{WRn})+1$ | ZF | 1/1 |
| 00101001 0xxx xxxx | ADUR | R, ACC | ACC, $R \leftarrow(\mathrm{R})+(\mathrm{ACC})$ | ZF | 1/1 |
| 00101101 iiii nnnn | ADUR | WRn, \#I | ACC, $\mathrm{WRn} \leftarrow(\mathrm{WRn})+\mathrm{l}$ | ZF | 1/1 |
| 00011010 0xxx xxxx | SUB | R, ACC | ACC $\leftarrow(R)-(A C C)$ | ZF, CF | 1/1 |
| 00011110 i iii nnnn | SUB | WRn, \#I | ACC $\leftarrow(\mathrm{WRn})-\mathrm{I}$ | ZF, CF | 1/1 |
| 00011011 0xxx xxxx | SUBR | R, ACC | ACC, $R \leftarrow(\mathrm{R})$ - (ACC) | ZF, CF | 1/1 |
| 00011111 i i i i nnnn | SUBR | WRn, \#1 | ACC, WR $\leftarrow(W R)-1$ | ZF, CF | 1/1 |
| 00001010 0xxx xxxx | SBC | R, ACC | ACC $\leftarrow(\mathrm{R})$ - (ACC) - (CF) | ZF, CF | 1/1 |
| 00001110 i iii nnnn | SBC | WRn, \#I | ACC $\leftarrow(\mathrm{WRn})-\mathrm{I}-(\mathrm{CF})$ | ZF, CF | 1/1 |
| 00001011 0xxxxxxx | SBCR | R, ACC | ACC, $R \leftarrow(\mathrm{R})$ - (ACC) - (CF) | ZF, CF | 1/1 |
| 00001111 i i i i nnnn | SBCR | WRn, \#I | ACC, WRn $\leftarrow(\mathrm{WRn})-\mathrm{I}-$ (CF) | ZF, CF | 1/1 |
| 01001010 0xxx xxxx | INC | R | ACC, $R \leftarrow(R)+1$ | ZF, CF | 1/1 |
| 01001010 1xxx xxxx | DEC | R | ACC, $\mathrm{R} \leftarrow(\mathrm{R})-1$ | ZF, CF | 1/1 |


| Machine code | Mnemonic |  | Function | Flag affected | W／C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Logic |  |  |  |  |  |
| 00101010 0xxx xxxx | ANL | R，ACC | $A C C \leftarrow(R) \&(A C C)$ | ZF | 1／1 |
| 00101110 i i i i nnnn | ANL | WRn，\＃I | $\mathrm{ACC} \leftarrow(\mathrm{WRn}) \& \mathrm{I}$ | ZF | 1／1 |
| 00101011 0xxx xxxx | ANLR | R，ACC | ACC，$R \leftarrow(R) \&(A C C)$ | ZF | 1／1 |
| 00101111 i i ii nnnn | ANLR | WRn，\＃I | ACC， $\mathrm{WRn} \leftarrow(\mathrm{WRn}) \& \mathrm{l}$ | ZF | 1／1 |
| 00111010 0xxx xxxx | ORL | R，ACC | ACC $\leftarrow(R) \wedge(A C C)$ | ZF | 1／1 |
| 00111110 i i i i nnnn | ORL | WRn，\＃I | $\mathrm{ACC} \leftarrow(\mathrm{WRn}) \wedge \mathrm{I}$ | ZF | 1／1 |
| 00111011 0xxx xxxx | ORLR | R，ACC | ACC， $\mathrm{R} \leftarrow(\mathrm{R}) \wedge(\mathrm{ACC})$ | ZF | 1／1 |
| 00111111 i iii nnnn | ORLR | WRn，\＃I | ACC，WRn $\leftarrow(W R n) \wedge I$ | ZF | 1／1 |
| 00111000 0xxx xxxx | XRL | R，ACC | ACC $\leftarrow(\mathrm{R}) \mathrm{EX}(\mathrm{ACC})$ | ZF | 1／1 |
| 00111100 i iii nnnn | XRL | WRn，\＃I | ACC $\leftarrow(W R n) E X I$ | ZF | 1／1 |
| 00111001 0xxx xxxx | XRLR | R，ACC | ACC，$R \leftarrow(\mathrm{R}) \mathrm{EX}(\mathrm{ACC})$ | ZF | 1／1 |
| 00111101 i iii nnnn | XRLR | WRn，\＃I | ACC，WRn $\leftarrow(W R n)$ EX I | ZF | 1／1 |
| Branch |  |  |  |  |  |
| 0111 Oaaa aaaa aaaa | JMP | L | PC13～PC0 $\leftarrow($ ROMPR $) \times 800 \mathrm{H}+\mathrm{L} 10 \sim \mathrm{L0}$ |  | 1／1 |
| 1000 Oaaa aaaa aaaa | JB0 | L | PC10～PC0ヶL10～L0；if ACC． $0=11 "$ |  | 1／1 |
| 1001 Oaaa aaaa aaaa | JB1 | L | PC10～PC0ヶL10～L0；if ACC． $1=$＂1＂ |  | 1／1 |
| 1010 Oaaa aaaa aaaa | JB2 | L | PC10～PC0ヶL10～L0；if ACC． $2=$＂1＂ |  | 1／1 |
| 1011 Oaaa aaaa aaaa | JB3 | L | $\mathrm{PC} 10 \sim \mathrm{PC} 0 \leftarrow \mathrm{~L} 10 \sim \mathrm{LO}$ ；if ACC． $3=11 "$ |  | 1／1 |
| 1110 Oaaa aaaa aaaa | JZ | L | $\mathrm{PC10} \sim \mathrm{PCO}$ L10～L0；if $\mathrm{ACC}=0$ |  | 1／1 |
| 1100 Oaaa aaaa aaaa | JNZ | L | PC10～PC0 $\leftarrow \mathrm{L} 10 \sim \mathrm{LO} 0$ if $\mathrm{ACC}!=0$ |  | 1／1 |
| 1111 Oaaa aaaa aaaa | JC | L | PC10～PC0 ¢L10～L0；if CF＝＂1＂ |  | 1／1 |
| 1101 Oaaa aaaa aaaa | JNC | L | PC10～PC0 ¢L10～L0；if CF ！＝＂1＂ |  | 1／1 |
| 01001000 0xxx xxxx | DSKZ | R | $\mathrm{ACC}, \mathrm{R} \leftarrow(\mathrm{R})-1 ; \mathrm{PC} \leftarrow(\mathrm{PC})+2$ if $\mathrm{ACC}=0$ | ZF，CF | 1／1 |
| 01001000 1xxx xxxx | DSKNZ | R | $\mathrm{ACC}, \mathrm{R} \leftarrow(\mathrm{R})-1 ; \mathrm{PC} \leftarrow(\mathrm{PC})+2$ if $\mathrm{ACC}!=0$ | ZF，CF | 1／1 |
| 10101000 0xxx xxxx | SKB0 | R | $\mathrm{PC} \leftarrow(\mathrm{PC})+2$ if R． $0=71 "$ |  | 1／1 |
| 10101000 1xxx xxxx | SKB1 | R | $\mathrm{PC} \leftarrow(\mathrm{PC})+2$ if R．1 $=$＂1＂ |  | 1／1 |
| 10101001 0xxx xxxx | SKB2 | R | $\mathrm{PC} \leftarrow(\mathrm{PC})+2$ if R．2 $=$＂1＂ |  | 1／1 |
| 10101001 1xxx xxxx | SKB3 | R | $\mathrm{PC} \leftarrow(\mathrm{PC})+2$ if R． $3=11 "$ |  | 1／1 |

Instruction set, continued

| Subroutine |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| 0110 Oaaa aaaa aaaa | CALL | L | STACK $\leftarrow(\mathrm{PC})+1$, TAB0, TAB1, TAB2, TAB3, DBKRL,DBKRH,WRP,ROMPR,PAGE,ACC,CF $\mathrm{PC} 13 \sim \mathrm{PCO} \leftarrow(\mathrm{ROMPR}) \times 800 \mathrm{H}+\mathrm{L} 10 \sim \mathrm{L0}$ | 1/1 |
| 0000000100000000 | RTN |  | Pop PC | 1/1 |
| 00000001 IIII IIII | RTN | \# I | Pop PC; Pop other registers by I setting refer to below table | 1/1 |


| Bit definition of I |  |
| :--- | :--- |
| $\mathrm{I}=00000000$ | Pop PC from stack only |
| bit0 $=1$ | Pop TAB0, TAB1, TAB2, TAB3 from stack |
| bit $1=1$ | Pop DBKRL, DBKRH from stack |
| bit2 $=1$ | Pop WRP from stack |
| bit $3=1$ | Pop ROMPR from stack |
| bit $4=1$ | Pop PAGE from stack |
| bit $5=1$ | Pop ACC from stack |
| bit $6=1$ | Pop CF from stack |

Instruction set, continued

| Machine code | Mnemonic |  | Function | Flag affected | W/C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Data move |  |  |  |  |  |
| 1110 1nnn nxxx xxxx | MOV | WRn, R | $\mathrm{WRn} \leftarrow(\mathrm{R})$ |  | 1/1 |
| 1111 1nnn nxxx xxxx | MOV | R, WRn | $R \leftarrow(W R n)$ |  | 1/1 |
| 0110 1nnn nxxx xxxx | MOVA | WRn, R | ACC, WRn $\leftarrow(\mathrm{R})$ | ZF | 1/1 |
| 0111 1nnn nxxx xxxx | MOVA | R, WRn | ACC, $\mathrm{R} \leftarrow(\mathrm{WRn})$ | ZF | 1/1 |
| 01011001 1xxx xxxx | MOV | R, ACC | $R \leftarrow(A C C)$ |  | 1/1 |
| 01001110 1xxx xxxx | MOV | ACC, R | $\mathrm{ACC} \leftarrow(\mathrm{R})$ | ZF | 1/1 |
| 10111 i ii ixxx xxxx | MOV | R, \# | $\mathrm{R} \leftarrow \mathrm{I}$ |  | 1/1 |
| 1100 1nnn n000 qqqq | MOV | WRn, @WRq | WRn $\leftarrow[(\mathrm{DBKRH}) \times 800 \mathrm{H}+(\mathrm{DBKRL}) \times 80 \mathrm{H}+(\mathrm{PA}$ GE) $\mathrm{x} 10 \mathrm{H}+(\mathrm{WRq})$ ] |  | 1/2 |
| 1101 1nnn n000 qqqq | MOV | @WRq, WRn | $\begin{aligned} & {[(\mathrm{DBKRH}) \times 800 \mathrm{H}+(\mathrm{DBKRL}) \times 80 \mathrm{H}+(\text { PAGE }) \times 10} \\ & \mathrm{H}+(\mathrm{WRq})] \leftarrow \mathrm{WRn} \end{aligned}$ |  | 1/2 |
| 10001100 0xxx xxxx | MOV | TAB0, R | TAB0 $\leftarrow(\mathrm{R})$ |  | 1/1 |
| $100011001 x x x x x x x$ | MOV | TAB1, R | TAB1 $\leftarrow(\mathrm{R})$ |  | 1/1 |
| 10001110 0xxx xxxx | MOV | TAB2, R | TAB2 $\leftarrow(R)$ |  | 1/1 |
| 10001110 1xxx xxxx | MOV | TAB3, R | TAB3 $\leftarrow(\mathrm{R})$ |  | 1/1 |
| 10001101 Oxxx xxxx | MOVC | R | $\begin{aligned} & \mathrm{R} \leftarrow[(\mathrm{TAB} 3) \times 1000 \mathrm{H}+(\mathrm{TAB} 2) \times 100 \mathrm{H}+(\mathrm{TAB} 1) \\ & \mathrm{x} 10 \mathrm{H}+(\mathrm{TABO})] / 4 \end{aligned}$ |  | 1/2 |
| Input \& Output |  |  |  |  |  |
| 01011011 Oxxx xxxx | MOVA | R, RA | ACC, $\mathrm{R} \leftarrow[\mathrm{RA}]$ | ZF | 1/1 |
| 01011011 1xxx xxxx | MOVA | R, RB | ACC, $\mathrm{R} \leftarrow[\mathrm{RB}]$ | ZF | 1/1 |
| 01001011 0xxx xxxx | MOVA | R, RC | $\mathrm{ACC}, \mathrm{R} \leftarrow[\mathrm{RC}]$ | ZF | 1/1 |
| 01001011 1xxx xxxx | MOVA | R, RD | ACC, R↔[RD] | ZF | 1/1 |
| 01011100 0xxx xxxx | MOVA | R, P0 | $\mathrm{ACC}, \mathrm{R} \leftarrow[\mathrm{P} 0]$ | ZF | 1/1 |
| 01011100 0xxx xxxx | MOVA | R, P1 | $\mathrm{ACC}, \mathrm{R} \leftarrow[\mathrm{P} 1]$ | ZF | 1/1 |
| 01011010 0xxx xxxx | MOV | RA, R | $[R A] \leftarrow(\mathrm{R})$ |  | 1/1 |
| 01011010 1xxx xxxx | MOV | RB, R | $[R B] \leftarrow(R)$ |  | 1/1 |
| 10101100 0xxx xxxx | MOV | RC, R | $[R C] \leftarrow(R)$ |  | 1/1 |
| 10101100 1xxx xxxx | MOV | RD, R | $[R D] \leftarrow(R)$ |  | 1/1 |
| 01011110 0xxx xxxx | MOV | RE, R | $[R E] \leftarrow(R)$ |  | 1/1 |
| 10101110 0xxx xxxx | MOV | RF, R | $[R F] \leftarrow(R)$ |  | 1/1 |
| 10101101 Oxxx xxxx | MOV | P0, R | $[\mathrm{P} 0] \leftarrow(\mathrm{R})$ |  | 1/1 |
| 00010010 i iii i iii | MOV | MFP, \#I | [MFP] $\leftarrow 1$ |  | 1/1 |


| Machine code | Mnemonic |  | Function | Flag affected | W/C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Flag \& Register |  |  |  |  |  |
| $010111111 x x x x x x x$ | MOVA | R, PAGE | ACC, R↔PAGE (Page Register) | ZF | 1/1 |
| $010111101 x x x$ xxxx | MOV | PAGE, R | PAGE $\leftarrow(\mathrm{R})$ |  | 1/1 |
| 010101101000 Oi i i | MOV | PAGE, \#I | PAGE $\leftarrow 1$ |  | 1/1 |
| 10011101 1xxx xxxx | MOV | R, WRP | $\mathrm{R} \leftarrow \mathrm{WRP}$ |  | 1/1 |
| $100111001 x x x$ xxxx | MOV | WRP, R | WRP $\leftarrow(R)$ |  | 1/1 |
| 001101011000 iiii | MOV | WRP, \#I | WRP $\leftarrow 1$ |  | 1/1 |
| 001101010000 iiii | MOV | DBKRL, \#I | DBKRL↔I |  | 1/1 |
| 001101010100000 i | MOV | DBKRH, \#I | DBKRH↔I |  | 1/1 |
| 10011101 0000nnnn | MOV | WRn,DBKRL | WRn $\leftarrow$ DBKRL |  | 1/1 |
| 10011101 0100nnnn | MOV | WRn,DBKRH | WRn↔DBKRH |  | 1/1 |
| 10011100 0000nnnn | MOV | DBKRL, WRn | DBKRL $\leftarrow \mathrm{WRn}$ |  | 1/1 |
| 10011100 0100nnnn | MOV | DBKRH, WRn | DBKRH↔WRn |  | 1/1 |
| 0011010000000 iii | MOV | ROMPR, \#I | ROMPR $\leftarrow 1$ |  | 1/1 |
| 10001000 0xxx xxxx | MOV | ROMPR, R | ROMPR $\leftarrow(\mathrm{R})$ |  | 1/1 |
| 10001001 0xxx xxxx | MOV | R, ROMPR | $\mathrm{R} \leftarrow(\mathrm{ROMPR})$ |  | 1/1 |
| 000100111000 i00i | MOV | MR0, \#I | $\mathrm{MR} 0 \leftarrow \mathrm{I}$ |  | 1/1 |
| 000100110000 iiii | MOV | MR1, \#I | MR1ヶI |  | 1/1 |
| $010110010 x x x$ xxxx | MOVA | R, CF | ACC. 0, R. $5 \leftarrow C F$ | ZF | 1/1 |
| 01011000 0xxx xxxx | MOV | CF, R | $\mathrm{CF} \leftarrow$ (R.0) | CF | 1/1 |
| 01001001 0xxx xxxx | MOVA | R, HCFL | ACC, R↔HCF.0~HCF. 3 | ZF | 1/1 |
| 01001001 1xxx xxxx | MOVA | R, HCFH | ACC, R↔HCF.4~HCF. 7 | ZF | 1/1 |
| 010100110000 i iii | MOV | PM0, \#I | Port Mode $0 \leftarrow 1$ |  | 1/1 |
| 010101110000 iiii | MOV | PM1, \#1 | Port Mode $1 \leftarrow 1$ |  | 1/1 |
| 010101111000 iiii | MOV | PM2, \#I | Port Mode $2 \leftarrow 1$ |  | 1/1 |
| 001101110000 iiii | MOV | PM4, \#I | Port Mode $4 \leftarrow 1$ |  | 1/1 |
| 001101111000 i iii | MOV | PM5, \#l | Port Mode $5 \leftarrow 1$ |  | 1/1 |
| 010100111000 i iii | MOV | PM6, \#I | Port Mode 6 $\leftarrow 1$ |  | 1/1 |
| 01000000 i00i i iii | CLR | EVF, \#I | Clear Event Flag if In = 1 |  | 1/1 |
| 0011000000000000 | CLR | EVFD | Clear RD Event Flag if In=1 |  | 1/1 |


| Machine code | Mnemonic |  | Function | Flag affected | W/C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Flag \& Register |  |  |  |  |  |
| 01011101 0xxx xxxx | MOVA | R, EVFL | ACC, R $\leftarrow$ EVF. 0 - EVF. 3 |  | 1/1 |
| 010111011 xxx xxxx | MOVA | R, EVFH | ACC, R↔EVF. 4 - EVF. 7 |  | 1/1 |
| 01000001 iiii i i i i | MOV | HEF, \#I | Set/Reset HOLD mode release Enable Flag |  | 1/1 |
| 001100010000000 i | MOV | HEFD,\#I | Set/Reset RD HOLD mode release Enable Flag |  | 1/1 |
| 01010001 iiii i i i i | MOV | IEF, \#I | Set/Reset Interrupt Enable Flag |  | 1/1 |
| 010000110000 i iii | MOV | PEF, \#I | Set/Reset Port Enable Flag |  | 1/1 |
| 001100110000 i i 00 | MOV | P1EF, \#I | Set/Reset P1 Port Enable Flag |  | 1/1 |
| 01010010 iiiiiiii | MOV | SEF, \#I | Set/Reset STOP mode wake-up Enable Flag for RC,RD port |  | 1/1 |
| 010101000000 i iii | MOV | SCR, \#I | SCR↔I |  | 1/1 |
| 01001111 0xxx xxxx | MOVA | R, PSR0 | ACC, R↔Port Status Register 0 | ZF | 1/1 |
| 01001111 1xxx xxxx | MOVA | R, PSR1 | ACC, R↔Port Status Register 1 | ZF | 1/1 |
| 01011111 0xxx xxxx | MOVA | R, PSR2 | ACC, R↔Port Status Register 2 | ZF | 1/1 |
| 0100001000000000 | CLR | PSR0 | Clear Port Status Register 0 |  | 1/1 |
| 0100001010000000 | CLR | PSR1 | Clear Port Status Register 1 |  | 1/1 |
| 0100001011000000 | CLR | PSR2 | Clear Port Status Register 2 |  | 1/1 |
| 0101000001000000 | SET | CF | Set Carry Flag | CF | 1/1 |
| 0101000000000000 | CLR | CF | Clear Carry Flag | CF | 1/1 |
| 0001011100000000 | CLR | DIVR0 | Clear the last 4-bit of the Divider 0 |  | 1/1 |
| 0101010110000000 | CLR | DIVR1 | Clear the last 4-bit of the Divider 1 |  | 1/1 |
| 0001011110000000 | CLR | WDT | Clear WatchDog Timer |  | 1/1 |
| Shift \& Rotate |  |  |  |  |  |
| 01001101 0xxx xxxx | SHRC | R | ACC.n, R.n $\leftarrow($ R. $n+1)$; <br> ACC. 3, R. $3 \leftarrow 0$; CF $\leftarrow$ R. 0 | ZF, CF | 1/1 |
| 01001101 1xxx xxxx | RRC | R | ACC.n, R.n $\leftarrow($ R. $n+1)$; <br> ACC.3, R. $3 \leftarrow C F ; C F \leftarrow R .0$ | ZF, CF | 1/1 |
| 01001100 0xxx xxxx | SHLC | R | $\begin{aligned} & \text { ACC.n, R.n } \leftarrow(\text { R.n-1 }) ; \\ & \text { ACC. } 0, \text { R. } 0 \leftarrow 0 ; C F \leftarrow \text { R. } 3 \end{aligned}$ | ZF, CF | 1/1 |
| 01001100 1xxx xxxx | RLC | R | ACC.n, R.n $\leftarrow$ (R.n-1); <br> ACC. 0, R. $0 \leftarrow$ CF; CF $\leftarrow$ R. 3 | ZF, CF | 1/1 |


| Machine code | Mnem | Function |  | Flag affected | W/C |
| :---: | :---: | :---: | :---: | :---: | :---: |
| LCD |  |  |  |  |  |
| 10011000 0xxx xxxx | MOV | LPL, R | $\mathrm{LPL} \leftarrow(\mathrm{R})$ |  | 1/1 |
| 10011000 1xxx xxxx | MOV | LPH, R | $\mathrm{LPH} \leftarrow(\mathrm{R})$ |  | 1/1 |
| 10011010 0xxx xxxx | MOV | @LP, R | $[(\mathrm{LPH}) \times 10 \mathrm{H}+(\mathrm{LPL})] \leftarrow(\mathrm{R})$ |  | 1/1 |
| 10011011 Oxxx xxxx | MOV | R, @LP | $\mathrm{R} \leftarrow[(\mathrm{LPH}) \times 10 \mathrm{H}+(\mathrm{LPL})]$ |  | 1/1 |
| 0000001000000000 | LCDO |  | LCD ON |  | 1/1 |
| 0000001010000000 | LCDO |  | LCD OFF |  | 1/1 |
| 0000001100000 i i i | MOV | LCDCC, \#I | LCD contrast control |  | 1/1 |
| Serial I/O |  |  |  |  |  |
| 001100100000 i iii | MOV | SIC, \#I | Serial Interface Control |  | 1/1 |
| 10101111 0xxx xxxx | SOP | R | P0.1 $\leftarrow \mathrm{R}$ (high nibble), A (low nibble) Serially |  | 1/1 |
| 10011111 0xxx xxxx | SIP | R | R (high nibble), A (low nibble) $\leftarrow \mathrm{P} 0.1$ Serially | ZF | 1/1 |
| DTMF |  |  |  |  |  |
| 001101001000 i i i i | MOV | DTCR, \#I | DTMF Enable Control |  | 1/1 |
| 10011110 1xxx xxxx | MOV | DTMF, R | Select DTMF frequency |  | 1/1 |
| Timer |  |  |  |  |  |
| 10101010 0xxx xxxx | MOV | TMOL, R | TMOL $\leftarrow(\mathrm{R})$ |  | 1/1 |
| 10101010 1xxx xxxx | MOV | TMOH, R | $\mathrm{TMOH} \leftarrow(\mathrm{R})$ |  | 1/1 |
| 10101011 0xxx xxxx | MOV | TM1L, R | TM1L $\leftarrow(\mathrm{R})$ |  | 1/1 |
| $101010111 x x x$ xxxx | MOV | TM1H, R | TM1H $\leftarrow(\mathrm{R})$ |  | 1/1 |
| 10001111 0xxx xxxx | MOV | R, TMOL | $(\mathrm{R}) \leftarrow \mathrm{TMOL}$ |  | 1/1 |
| 10001111 1xxx xxxx | MOV | R, TMOH | $(\mathrm{R}) \leftarrow \mathrm{TMOH}$ |  | 1/1 |
| 10011001 0xxx xxxx | MOV | R, TM1L | $(\mathrm{R}) \leftarrow \mathrm{TM} 1 \mathrm{~L}$ |  | 1/1 |
| 10011001 1xxx xxxx | MOV | R, TM1H | $(\mathrm{R}) \leftarrow \mathrm{TM} 1 \mathrm{H}$ |  | 1/1 |
| Other |  |  |  |  |  |
| 0000000010000000 | HOLD |  | Enter Hold mode |  | 1/1 |
| 0000000011000000 | STOP |  | Enter Stop mode |  | 1/1 |
| 0000000000000000 | NOP |  | No operation |  | 1/1 |
| 0101000011000000 | EN | INT | Enable interrupt function |  | 1/1 |
| 0101000010000000 | DIS | INT | Disable interrupt function |  | 1/1 |

10. PACKAGE DIMENSIONS

100L QFP(14×20×2.75mm footprint 4.8 mm )


## 11. Option Code Definition:

The option 1 and option 2 code are defined as following:

## Option1

| Bit 0 |  | reserved |
| :---: | :---: | :---: |
| Bit 1 |  | reserved |
| Bit 2 |  | reserved |
| Bit 3 |  | reserved |
| Bit 4 |  | reserved |
| Bit 5 |  | reserved |
| Bit 6 |  | reserved |
| Bit 7 |  | reserved |
| Bit 8 | LCD bias | 0: 1/4 bias; 1: $1 / 3$ bias |
| Bit 9 |  | reserved |
| Bit 10 |  | reserved |
| Bit 11 | FLCD frequency | 00: Fw/16, 01: Fw/32, 10: Fw/64, 11: Fw/128 |
| Bit 12 |  |  |
| Bit 13 | LCD pump | 0: Enable LCD pump; <br> 1: Disable LCD pump |
| Bit 14 |  | reserved |
| Bit 15 |  | reserved |

Option2

| Bit 0 | X/R Select | 0: RC; <br> 1: Crystal |
| :--- | :--- | :--- |
| Bit 1 |  | reserved |
| Bit 2 | WDT En | 0: Disable Watch dog timer; <br> 1: Enable WDT |
| Bit 3 | DTMF freq | $0: 3.58 \mathrm{MHz}$ for DTMF; <br> $1: 400 \mathrm{KHz}$ for DTMF |
| Bit 4 | Stop delay | $0: 10$ level delay; <br>  <br>  <br> 1:15 level delay |
| Bit 5 |  | reserved |
| Bit 6 |  | reserved |
| Bit 7 |  | reserved |
| Bit 8 |  | reserved |
| Bit 9 |  | reserved |
| Bit 10 |  | reserved |
| Bit 11 |  | reserved |
| Bit 12 |  | reserved |
| Bit 13 |  | reserved |
| Bit 14 |  | reserved |
| Bit 15 | LCD wave <br> form type | 0: A type wave form; <br> $1:$ B type wave form |


[^0]:    Bit0 $=0 \quad$ P0.0 \& P0.1 work as normal input/output pin $=1 \quad \mathrm{P} 0.0 \& P 0.1$ work as serial port function

