

6AM15

Silicon N/P Channel MOS FET
High Speed Power Switching

HITACHI



ADE-208-719 (Z)
1st. Edition
Feb. 1999

Features

- Low on-resistance
N Channel : $R_{DS(on)} = 0.045 \Omega$ typ.
P Channel : $R_{DS(on)} = 0.085 \Omega$ typ.
- High speed switching
- 4 V gate drive device can be driven from 5 V source
- High density mounting

Outline

SP-12TA



1. Nch Source
- 2, 8, 9 Nch Gate
- 3, 7, 10 Nch Drain
- Pch Drain
- 4, 6, 11 Pch Gate
- 5, 12. Pch Source

Absolute Maximum Ratings ($T_a = 25^\circ\text{C}$)

| Item | Symbol | Ratings | | Unit |
|--|---|----------|-------------|------------------|
| | | Nch | Pch | |
| Drain to source voltage | V_{DSS} | 60 | -60 | V |
| Gate to source voltage | V_{GSS} | ± 20 | ± 20 | V |
| Drain current | I_D | 10 | -10 | A |
| Drain peak current | $I_{D(pulse)}$ ^{Note1} | 40 | -40 | A |
| Body-drain diode reverse drain current | I_{DR} | 10 | -10 | A |
| Avalanche current | I_{AP} ^{Note3} | 10 | -10 | A |
| Avalanche energy | E_{AR} ^{Note3} | | 8.5 | mJ |
| Channel dissipation | Pch ($T_c = 25^\circ\text{C}$) ^{Note2} | | 42 | W |
| Channel dissipation | Pch ^{Note2} | | 4.8 | W |
| Channel temperature | Tch | | 150 | $^\circ\text{C}$ |
| Storage temperature | $Tstg$ | | -55 to +150 | $^\circ\text{C}$ |

- Note:
1. $PW \leq 10 \mu\text{s}$, duty cycle $\leq 1\%$
 2. 6 Devices operation
 3. Value at $T_a = 25^\circ\text{C}$, $R_g \geq 50$

Electrical Characteristics (N Channel) (Ta = 25°C)

| Item | Symbol | Min | Typ | Max | Unit | Test Conditions |
|--|---------------|----------|-------|----------|---------------|---|
| Drain to source breakdown voltage | $V_{(BR)DSS}$ | 60 | — | — | V | $I_D = 10 \text{ mA}, V_{GS} = 0$ |
| Gate to source breakdown voltage | $V_{(BR)GSS}$ | ± 20 | — | — | V | $I_G = \pm 100 \text{ }\mu\text{A}, V_{DS} = 0$ |
| Gate to source leak current | I_{GSS} | — | — | ± 10 | μA | $V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$ |
| Zero gate voltage drain current | I_{DSS} | — | — | 10 | μA | $V_{DS} = 60 \text{ V}, V_{GS} = 0$ |
| Gate to source cutoff voltage | $V_{GS(off)}$ | 1.5 | — | 2.5 | V | $V_{DS} = 10 \text{ V}, I_D = 1 \text{ mA}$ |
| Static drain to source on state resistance | $R_{DS(on)}$ | — | 0.045 | 0.060 | Ω | $I_D = 5 \text{ A}, V_{GS} = 10 \text{ V}$ ^{Note5} |
| | $R_{DS(on)}$ | — | 0.070 | 0.115 | Ω | $I_D = 5 \text{ A}, V_{GS} = 4 \text{ V}$ ^{Note5} |
| Forward transfer admittance | $ y_{fs} $ | 5.5 | 9 | — | S | $I_D = 5 \text{ A}, V_{DS} = 10 \text{ V}$ ^{Note5} |
| Input capacitance | Ciss | — | 500 | — | pF | $V_{DS} = 10 \text{ V}$ |
| Output capacitance | Coss | — | 260 | — | pF | $V_{GS} = 0$ |
| Reverse transfer capacitance | Crss | — | 110 | — | pF | $f = 1 \text{ MHz}$ |
| Turn-on delay time | $t_{d(on)}$ | — | 10 | — | ns | $V_{GS} = 10 \text{ V}, I_D = 5 \text{ A}$ |
| Rise time | t_r | — | 50 | — | ns | $R_L = 6 \text{ }\Omega$ |
| Turn-off delay time | $t_{d(off)}$ | — | 90 | — | ns | |
| Fall time | t_f | — | 100 | — | ns | |
| Body-drain diode forward voltage | V_{DF} | — | 0.9 | — | V | $I_F = 10 \text{ A}, V_{GS} = 0$ |
| Body-drain diode reverse recovery time | t_{rr} | — | 52 | — | ns | $I_F = 10 \text{ A}, V_{GS} = 0$ $diF/dt = 50\text{A}/\mu\text{s}$ |





Note: 5. Pulse test

Electrical Characteristics (P Channel) (Ta = 25°C)





| Item | Symbol | Min | Typ | Max | Unit | Test Conditions |
|--|---------------|----------|-------|----------|---------------|---|
| Drain to source breakdown voltage | $V_{(BR)DSS}$ | -60 | — | — | V | $I_D = -10 \text{ mA}, V_{GS} = 0$ |
| Gate to source breakdown voltage | $V_{(BR)GSS}$ | ± 20 | — | — | V | $I_G = \pm 100 \text{ }\mu\text{A}, V_{DS} = 0$ |
| Gate to source leak current | I_{GSS} | — | — | ± 10 | μA | $V_{GS} = \pm 16 \text{ V}, V_{DS} = 0$ |
| Zero gate voltage drain current | I_{DSS} | — | — | -10 | μA | $V_{DS} = -60 \text{ V}, V_{GS} = 0$ |
| Gate to source cutoff voltage | $V_{GS(off)}$ | -1.0 | — | -2.0 | V | $V_{DS} = -10 \text{ V}, I_D = -1 \text{ mA}$ |
| Static drain to source on state resistance | $R_{DS(on)}$ | — | 0.085 | 0.105 | Ω | $I_D = -5 \text{ A}, V_{GS} = -10 \text{ V}$ ^{Note5} |
| | $R_{DS(on)}$ | — | 0.115 | 0.165 | Ω | $I_D = -5 \text{ A}, V_{GS} = -4 \text{ V}$ ^{Note5} |
| Forward transfer admittance | $ y_{fs} $ | 5.5 | 9 | — | S | $I_D = -5 \text{ A}, V_{DS} = -10 \text{ V}$ ^{Note5} |
| Input capacitance | C_{iss} | — | 850 | — | pF | $V_{DS} = -10 \text{ V}$ |
| Output capacitance | C_{oss} | — | 420 | — | pF | $V_{GS} = 0$ |
| Reverse transfer capacitance | C_{rss} | — | 110 | — | pF | $f = 1 \text{ MHz}$ |
| Turn-on delay time | $t_{d(on)}$ | — | 12 | — | ns | $V_{GS} = -10 \text{ V}, I_D = -5 \text{ A}$ |
| Rise time | t_r | — | 55 | — | ns | $R_L = 6 \text{ }\Omega$ |
| Turn-off delay time | $t_{d(off)}$ | — | 130 | — | ns | |
| Fall time | t_f | — | 70 | — | ns | |
| Body-drain diode forward voltage | V_{DF} | — | -0.95 | — | V | $I_F = -10 \text{ A}, V_{GS} = 0$ |
| Body-drain diode reverse recovery time | t_{rr} | — | 65 | — | ns | $I_F = -10 \text{ A}, V_{GS} = 0$ $di_F/dt = 50 \text{ A}/\mu\text{s}$ |

Note: 5. Pulse test





Main Characteristics







Main Characteristics (N Channel)



Main Characteristics (N Channel)




Main Characteristics (N Channel)




Main Characteristics (N Channel)

Avalanche Test Circuit




Avalanche Waveform


$$E_{AR} = \frac{1}{2} \cdot L \cdot I_{AP}^2 \cdot \frac{V_{DSS}}{V_{DSS} - V_{DD}}$$







Switching Time Test Circuit







Waveform







Main Characteristics (P Channel)



Main Characteristics (P Channel)




Main Characteristics (P Channel)




Main Characteristics (P Channel)

Avalanche Test Circuit




Avalanche Waveform


$$E_{AR} = \frac{1}{2} \cdot L \cdot I_{AP}^2 \cdot \frac{V_{DSS}}{V_{DSS} - V_{DD}}$$



Switching Time Test Circuit





Waveform



Package Dimensions

As of January, 2001

Unit: mm



| | |
|------------------------|---------|
| Hitachi Code | SP-12TA |
| JEDEC | — |
| EIAJ | — |
| Mass (reference value) | 6.1 g |

Cautions

1. Hitachi neither warrants nor grants licenses of any rights of Hitachi's or any third party's patent, copyright, trademark, or other intellectual property rights for information contained in this document. Hitachi bears no responsibility for problems that may arise with third party's rights, including intellectual property rights, in connection with use of the information contained in this document.
2. Products and product specifications may be subject to change without notice. Confirm that you have received the latest product standards or specifications before final design, purchase or use.
3. Hitachi makes every attempt to ensure that its products are of high quality and reliability. However, contact Hitachi's sales office before using the product in an application that demands especially high quality and reliability or where its failure or malfunction may directly threaten human life or cause risk of bodily injury, such as aerospace, aeronautics, nuclear power, combustion control, transportation, traffic, safety equipment or medical equipment for life support.
4. Design your application so that the product is used within the ranges guaranteed by Hitachi particularly for maximum rating, operating supply voltage range, heat radiation characteristics, installation conditions and other characteristics. Hitachi bears no responsibility for failure or damage when used beyond the guaranteed ranges. Even within the guaranteed ranges, consider normally foreseeable failure rates or failure modes in semiconductor devices and employ systemic measures such as fail-safes, so that the equipment incorporating Hitachi product does not cause bodily injury, fire or other consequential damage due to operation of the Hitachi product.
5. This product is not designed to be radiation resistant.
6. No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without written approval from Hitachi.
7. Contact Hitachi's sales office for any questions regarding this document or Hitachi semiconductor products.

HITACHI

Hitachi, Ltd.

Semiconductor & Integrated Circuits.

Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Tel: Tokyo (03) 3270-2111 Fax: (03) 3270-5109

| | | |
|-----|--------------|---|
| URL | NorthAmerica | : http://semiconductor.hitachi.com/ |
| | Europe | : http://www.hitachi-eu.com/hel/ecg |
| | Asia | : http://sicapac.hitachi-asia.com |
| | Japan | : http://www.hitachi.co.jp/Sicd/indx.htm |

For further information write to:

Hitachi Semiconductor
(America) Inc.
179 East Tasman Drive,
San Jose, CA 95134
Tel: <1> (408) 433-1990
Fax: <1> (408) 433-0223

Hitachi Europe GmbH
Electronic Components Group
Dornacher Straße 3
D-85622 Feldkirchen, Munich
Germany
Tel: <49> (89) 9 9180-0
Fax: <49> (89) 9 29 30 00

Hitachi Europe Ltd.
Electronic Components Group.
Whitebrook Park
Lower Cookham Road
Maidenhead
Berkshire SL6 8YA, United Kingdom
Tel: <44> (1628) 585000
Fax: <44> (1628) 585160

Hitachi Asia Ltd.
Hitachi Tower
16 Collyer Quay #20-00,
Singapore 049318
Tel: <65>-538-6533/538-8577
Fax: <65>-538-6933/538-3877
URL: <http://www.hitachi.com.sg>

Hitachi Asia Ltd.
(Taipei Branch Office)
4/F, No. 167, Tun Hwa North Road,
Hung-Kuo Building,
Taipei (105), Taiwan
Tel: <886>-(2)-2718-3666
Fax: <886>-(2)-2718-8180
Telex: 23222 HAS-TP
URL: <http://www.hitachi.com.tw>

Hitachi Asia (Hong Kong) Ltd.
Group III (Electronic Components)
7/F., North Tower,
World Finance Centre,
Harbour City, Canton Road
Tsim Sha Tsui, Kowloon,
Hong Kong
Tel: <852>-(2)-735-9218
Fax: <852>-(2)-730-0281
URL: <http://www.hitachi.com.hk>

Copyright © Hitachi, Ltd., 2000. All rights reserved. Printed in Japan.
Colophon 2.0