

SMD CMOS output 6 pads

7.0 x 5.0 x 1.8 mm

Phase Jitter < 4.3 ps [200.1 ~ 800.0 MHz]



RoHS Compliance




Applications :

- high-Q fundamental crystals and multiplier circuits with moderate jitter.


General Specifications

Parameters		Electrical Spec.							
Input Voltage (V _{DD})		3.3 V ± 5 %							
Frequency Range		200.1 ~ 800.0 MHz							
Output Wave Form		CMOS output							
Initial Freq. Accuracy (at 25 °C)		To tune to the nomial frequency with V _c = 1.65V ± 0.15V							
Output Logic High " 1 "		90% V _{DD} (min.)							
Output Logic Low " 0 "		10% V _{DD} (max.)							
Frequency Deviation Range		Standard : ± 80 ppm (min.)							
Control Voltage Center / Control Voltage Range		1.65 VDC / 0.3 V to 3.0 V							
Integrated Phase Jitter (12 KHz to 20 MHz) .		2.6 ps (typical) ; 4.0 ps (max.) for 155.520 MHz							
Output Load		15 pF							
Rise Time (Tr) / Fall Time (Tf)		2.4 nSec. (typical) . Measured between 0.3V to 3.0V (15pF load)							
Duty Cycle		50% ± 10% [50% ± 5% is also available]							
Current Consumption		200 ~ 800 MHz : 50 mA (max.)							
Start - Up Time (Ts)		10 m sec. (max.) ; 5 m sec. (typical)							
Input Impedance		2 MΩ (min.)							
Storage Temperature		- 50°C to 100°C							
Aging		± 3 ppm per year (max.)							
Frequency Stability ⁽¹⁾ Codes	Frequency Stability over Operating Temperature Range	± 25 ppm	± 50 ppm	± 100 ppm	If non-standard , please enter the desired stability after the " C " or " I "				
	Commercial (-10°C to +70°C)	A	B	C	For example : " C20 " ±20 ppm over -10°C to +70°C ; " I20 " ± 20 ppm over -40°C to +85°C				
	Industrial (-40°C to +85°C)	D	E	F					
Phase Noise (typical) [155.520 MHz]		Offset	10 Hz	100 Hz	1K Hz	10 KHz	100KHz	1 MHz	10 MHz
		dBc / Hz	-65	-95	-120	-125	-121	-125	-140

Outline Dimensions (Unit : mm)



Pad Connections :
 Pad 1 : Control Voltage
 Pad 2 : Tri - state
 Pad 3 : Ground
 Pad 4 : Output
 Pad 5 : No Connection
 Pad 6 : Supply voltage



Suggested Land Pattern