

# AN4242 Application note

# New generation of 650 V SiC diodes

# Introduction

For many years ST has been a worldwide leader in high voltage rectifiers dedicated to energy conversion. During the last decade, electronic systems have followed a continuous trend towards higher power density and more energy savings driven by governments' environmental awareness. Power-supply designers are permanently confronted with stringent efficiency regulations (Energy Star, 80Plus, European Efficiency...). They are forced to consider the use of new power converter topologies and more efficient electronic components such as high-voltage silicon-carbide (SiC) Schottky rectifiers. To help them face this challenge, ST developed in 2008 a first family of 600 V SiC diodes. After having sold millions of pieces, ST's reliability and know-how is confirmed on these new components using wide band gap materials.

In hard-switching applications such as high end server and telecom power supplies, SiC Schottky diodes show significant power losses reduction and are commonly used. A growing use of those rectifiers is also recorded in solar inverters, motor drives, USP and HEV applications.

However, the high cost of this technology tends to drive designers to use it at high current-density levels (3 to 5 times higher than standard Si diodes), inducing more constraints on the diode. Indeed, the Silicon-carbide material features a positive thermal coefficient potentially leading to some instability and lower current-surge robustness than silicon diodes. ST decided to review the design and develop a second generation of SiC diodes offering an enhanced current capability while still featuring an attractive switching-off behavior. The peak reverse voltage was also increased to 650 V in order to ensure a safer operation in certain designs.

# Typical applications (non-exhaustive list)

- Charging station
- ATX power supply
- AC/DC power management unit, high voltage, and other topologies
- Desktop and PC power supply
- Server power supply
- Uninterruptible power supply
- Photovoltaic string and central inverter architecture
- Photovoltaic power optimizer architecture
- Photovoltaic microinverter grid-connected architecture
- Photovoltaic off-grid architecture
- Telecom power

1/26

# Contents

1	Feat	ures of	the SiC diodes 3		
	1.1	Turn of	ff behavior		
		1.1.1	Comparison with Si bipolar diode		
		1.1.2	Capacitive charge (QC) measurement		
	1.2	Forwar	d characteristics		
	1.3	Other of	characteristics		
		1.3.1	Low leakage current6		
		1.3.2	"C" thermal coefficient		
2	Forw	vard the	rmal runaway		
	2.1	Therma	al runaway risk in regular working mode		
	2.2	Therma	al runaway risk in transient phase11		
3	New 650 V JBS SiC diodes 13				
	3.1	Device	structure		
	3.2	Compa	arison between first and second generation of SiC diodes 13		
		3.2.1	Forward voltage comparison13		
		3.2.2	IFSM PSpice simulation: comparison between 1st and 2nd generation 15		
		3.2.3	IFSM datasheet comparison between SiC G2 and SiC G116		
	3.3	JBS sti	ructure trade-off: current surge capability versus Qrr 17		
		3.3.1	Forward characteristics comparison between ST'S SiC 2nd generation and other JBS designs 17		
		3.3.2	No recovery charge area18		
		3.3.3	PSpice electro-thermal simulation result		
4	Effic	iency m	easurement		
	4.1	dl/dt op	otimization		
	4.2	Examp	le of efficiency measurements 23		
5	Con	clusion			
6	Revi	sion his	story		



# 1 Features of the SiC diodes

# 1.1 Turn off behavior

### 1.1.1 Comparison with Si bipolar diode

The benefits brought by silicon-carbide diodes on the switching losses in the applications working in continuous-conduction mode (such as PFC applications) are already well known. The capacitive nature of the recovery current allows constant turn-off characteristics when the temperature increases. In contrast the turn-off behavior of bipolar diodes is characterized by a strong dependency on junction temperature, dl/dt slope and forward current level (see *Figure 1*).

Thanks to their properties, SiC diodes allow significant reduction of power losses in the associated MOSFETs when switched-on. They also permit new optimization options for the power converter (for example, increasing the switching frequency and speed, lowering the size of passive components, snubber-circuits and EMI filters).





The capacitive recovery current is generated by the charge of the junction capacitance C<sub>j</sub> under a certain reverse voltage and corresponds to a quantity of stored charges Qc.

### 1.1.2 Capacitive charge (Q<sub>C</sub>) measurement

Some confusion exists about the measurement conditions of Qc. A comparison between the switch-off behavior and the integral of the current used to estimate Qc is shown in *Figure 2*. *Figure 2*A and *Figure 2*B show measurements at low forward current ( $I_F=1$  A) and low dl/dt slope (50 A/µs), with and without reverse voltage across the diode. A certain inaccuracy of the measurement of Qc can be observed. It is linked to the probe, which features its own equivalent capacitance. *Figure 2*C shows a measurement at  $I_F=2$  A and a high dl/dt slope (200 A/µs) without any probe voltage. With such a high value of current-slope some oscillations appear. Taking into account the total capacitive current until  $t_0$  when the reverse voltage reaches  $V_R$ , Qc measured by the integral of the current is similar to the one in *Figure 2*B.





Figure 2. Qc measurement of a 6 A SiC diode at I<sub>F</sub> = 1 A, T<sub>j</sub> = 25 °C, V<sub>R</sub> = 400 V, dl/dt = 50 A/µs

To avoid false readings due to some measurement inaccuracy, a theoretical approach is preferred. The quantity of charge Q during a certain period of time  $[0-t_0]$  is delimited by the reverse voltage variation V across the junction capacitance  $C_j$  between 0 and  $V_R$  and is given by the following formulas:

**Equation 1** 

$$\int_0^{Qc} dQ = \int_0^{t0} i(t) dt$$

with

Equation 2  $i(t) = C_j \frac{dV(t)}{dt}$ 



After simplification and introduction of the junction capacitance variation versus the reverse voltage  $C_i(V)$ , Qc is defined by the following formula:

Equation 3  

$$Q_{C}(V_{R}) = \int_{0}^{V_{R}} Cj(V) dV$$

This relation demonstrates that Qc is defined by the integral of the junction capacitance  $C_j$  between 0 and  $V_R$ , the voltage reapplied on the diode. This theoretical approach allows the direct and accurate evaluation of Qc, avoiding the inaccuracy introduced by potential measurement problems.

The strict expression of the energy stocked in the junction capacitor for a given reverse voltage can be determined by:

$$Qc(V_R) = \int_0^{V_R} Cj(V) \cdot V \, dV$$

Due to the non-linearity of the junction capacitance versus the reverse voltage, this relation is different from the traditional energy formula  $\frac{1}{2} \cdot C \cdot V^2$  (or  $\frac{1}{2} \cdot Q \cdot V$ ), which is valid only when considering a constant capacitance.

# 1.2 Forward characteristics

Another main feature of SiC diodes is the variation of the forward voltage drop ( $V_F$ ) with the junction temperature.

*Figure 3* shows the forward current versus forward voltage drop characteristics for 3 different junction temperature levels. A crossing-point can be observed at a certain level of current  $I_C$ . When the current is lower than this level, the temperature coefficient of the forward voltage drop ( $\alpha V_F$ ) is negative. When the current is higher, it becomes positive. The same crossing point exists for traditional silicon diodes, but it appears at a much higher current level (>10 times the nominal current). This is linked to the higher forward current density of SiC diodes.





Figure 3. ST's STPSC806 first generation: typical forward voltage drop versus forward current

As a consequence, the working area of SiC rectifiers usually corresponds to  $\alpha V_F > 0$ , which leads to an increase of the forward voltage drop with the junction temperature, meaning an increase of the conduction power losses, hence an increase of the temperature and so on. This electro-thermal mechanism results in a thermal runaway loop. The effect is explained in *Section 2*.

# 1.3 Other characteristics

### 1.3.1 Low leakage current

The new generation of 650 V SiC diode offers some low leakage current values similar to the 600 V Si counterparts. Therefore the reverse power losses defined in PFC by the *Equation 5* stays negligible as showed in *Table 1*.

#### Equation 5

 $\mathsf{P}_{\mathsf{REV}}\left(\mathsf{T}_{j}\right) = \delta_{\mathsf{av}} \cdot \mathsf{V}_{\mathsf{R}} \cdot \mathsf{I}_{\mathsf{R}}\left(\mathsf{V}_{\mathsf{R}},\mathsf{T}_{j}\right)$ 

with

# Equation 6 $\delta_{av} = 1 - \frac{2 \cdot \sqrt{2} \cdot V_{in}}{\pi \cdot V_{out}}$

Table 1. Leakage current and reverse losses comparison in PFC @90Vac between Si
and SiC diode

Product	I <sub>R</sub> @ V <sub>R</sub> = V <sub>RRM</sub>	P <sub>rev</sub> in PFC @ V <sub>in</sub> = 90 V, V <sub>out</sub> = 400 V	
	Typical / Maximum	Typical	
STTH8R06D	35 / 400 μA @ 125 °C	0.011	
STPSC806D	150 / 1000 µA @ 125 °C	0.047	
STPSC8H06D	65 / 335 μΑ @ 150 °C	0.02	



#### 1.3.2 "C" thermal coefficient

The "C" thermal coefficient represents the leakage current dependence on the junction temperature. The leakage current increases by an exponential law with the junction temperature. Knowing a reference point  $I_R(V_R, T_{iRef})$  and the value of the thermal coefficient "C", one can easily calculate the leakage current at a given temperature T<sub>i</sub> using the following formula:

#### **Equation 7**

 $I_{R}(V_{R},T_{j}) = I_{R}(V_{R},T_{jRef}) \cdot e^{c(T_{j} - T_{jRef})}$ 

where  $V_R$  is the reverse voltage applied across the diode.

Each diode has its own coefficient that can be calculated using two points as follows:

#### Equation 8

 $c = \frac{1}{T_{jRef2} - T_{jRef1}} \cdot ln \left( \frac{I_R(V_R, T_{jRef2})}{I_R(V_R, T_{jRef1})} \right)$ 

If the SiC Schottky diodes have low leakage currents and they have also a smaller temperature dependence compared to the Si counterparts. As illustrated in Table 2, typically the "C" thermal coefficient should be around 2 times lower than the Si diodes.

Product	I <sub>R</sub> 1 @ V <sub>R</sub> = 400 V, T <sub>j</sub> 1	$I_R 2 @ V_R = 400 V, T_j 2$	C coefficient
STTH8R06	8 µA @ 125 °C	50 µA @ 150 °C	0.070
STPSC8H065D	4 µA @ 150 °C	8.5 µA @ 175 °C	0.030

Table 2. "C" thermal coefficient comparison between Si and SiC diode

The feature of low dependence with the T<sub>i</sub> is interesting to push back the limit of thermal runaway due to the power reverse losses. Regarding the stability criterion formula linked to P<sub>PREV</sub> given by *Equation 9*, the interest for the use at high T<sub>i</sub> of small packages with high thermal resistance becomes certain.

 $\frac{\text{Equation 9}}{\frac{dP_{PREV}(T_j)}{dT_j}} \leq \frac{1}{R_{th(j\text{-}a)}}$ 



# 2 Forward thermal runaway

In some particular application conditions a thermal runaway loop can be triggered (see *Figure 4*) and the thermal system of the diode may become unstable.

Figure 4. Thermal runaway loop



Two kinds of application conditions can be linked to the thermal runaway risk:

- the stationary regime during the regular working mode
- the critical transient phases.

# 2.1 Thermal runaway risk in regular working mode

During the regular operating mode, the average current in the diode can modeled with a constant current generator as shown in *Figure 5*.





The electrical model given by *Equation 10*, simulates the variation of the forward voltage drop versus the junction temperature for a given current  $I_0$ .

#### **Equation 10**

 $V_{F}(I_{0},T_{j}) = V_{t0_{150^{\circ}}} + \alpha_{V_{t0}}(T_{j} - 150) + [R_{d} + \alpha_{R_{d}} \cdot (T_{j} - 150)] \cdot I_{0}$ 

#### Equation 11

 $V_{t0}(T_j) = V_{t0150^\circ} + \alpha_{V_{t0}}(T_j - 150)$ 

#### **Equation 12**

 $R_{d}(T_{j}) = R_{d_{150^{\circ}}} + \alpha_{R_{d}} \cdot (T_{j} - 150)$ 

 $V_{t0}(T_j)$  is the  $V_F$  value for a fixed  $T_j$  when  $I_F$  is null. The inverse function of  $R_d(T_j)$  represents the straight slope between 2 forward current levels and the threshold voltage  $V_{t0}$  for a fixed



 $T_j$ .  $\alpha V_{t0}$  and  $\alpha R_d$  are thermal coefficients. They represent the junction temperature impact on  $V_{t0}$  and  $R_d$ .

Using the electrical model previously defined, the conduction power losses  $P(T_j)$  can be estimated. Using the analogy between thermal and electrical units, a simple electro-thermal model is described in *Figure 6*. The thermal model is defined by the thermal resistance  $R_{th(j-a)}$  and the thermal capacitance  $C_{th(j-a)}$  junction to ambient.





The resolution of the above electro-thermal system gives the  $T_j(t)$  expression used to find the thermal runaway limit and to highlight the stability condition of the diode. The equation giving the conduction power losses versus  $T_j$  is the following:

#### **Equation 13**

 $\mathsf{P}(\mathsf{T}_j) = [\mathsf{V}_{t0_{150^\circ}} + \alpha_{\mathsf{V}_{t0}}(\mathsf{T}_j - 150)] \cdot \mathsf{I}_0 + [\mathsf{R}_{\mathsf{d}_{150^\circ}} + \alpha_{\mathsf{R}_\mathsf{d}} \cdot (\mathsf{T}_j - 150)] \cdot \mathsf{I}_0^2$ 

with

#### Equation 14

 $A = I_0 \cdot (V_{t0_{150^\circ}} - 150 \cdot \alpha_{V_{t0}}) + I_0^2 \cdot (R_{d_{150^\circ}} - 150 \cdot \alpha_{R_d})$ 

and

#### **Equation 15**

 $I_0 \cdot \alpha_{V_{t0}} \cdot T_j + I_0^2 \cdot \alpha_{R_d} \cdot T_j = (I_0 \cdot \alpha_{V_{t0}} + I_0^2 \cdot \alpha_{R_d}) \cdot T_j = B \cdot T_j$ 

A simplified version is:

#### Equation 16

 $P(T_j) = A + B \cdot T_j$ 

The global system equation is defined by:

**Equation 17** 

$$T_j = T_{amb} + R_{th} \cdot \left( P(T_j) - C_{th} \cdot \frac{dT_j}{dt} \right)$$

Or again

#### **Equation 18**

$$T_j \cdot (1 - B \cdot R_{th}) + R_{th} \cdot C_{th} \cdot \frac{dT_j}{dt} = T_{amb} + A \cdot R_{th}$$

Solving the differential equation gives the stability condition on the junction temperature:



DocID024196 Rev 1

#### **Equation 19**

$$T_{j}(t) = \frac{R_{th} \cdot (A + T_{amb} \cdot B)}{B \cdot R_{th} - 1} \cdot e^{\left(\frac{B \cdot R_{th} - 1}{C_{th} \cdot R_{th}}\right) \cdot t} - \frac{T_{amb} + A \cdot R_{th}}{B \cdot R_{th} - 1}$$

Due to the exponential function in the expression of  $T_j(t)$ , if  $B \cdot R_{th} - 1 > 0$  then the limit  $\lim_{t \to \infty} T_j(t) \to \infty$ 

leads to the diode destruction if the current  $I_0$  is not interrupted.

Thus, the stability condition is given by:

Equation 20  $B \cdot R_{th} - 1 < 0$ 

SO

Equation 21 Rth <  $\frac{1}{B}$ 

The detailed expression gives:

#### Equation 22

 $Rth < \frac{1}{\alpha v_{t0} \cdot I_0 + \alpha R_d \cdot I_0^2}$ 

Note that the limit of thermal runaway can be directly found by:

#### **Equation 23**

 $\frac{dP_{T}(T_{j})}{dT_{j}} \leq \frac{1}{R_{th(j-a)}}$ 

#### Numerical application:

An application with an average current  $I_0 = 6$  A using the STPSC6H065 is considered here.

The typical forward voltage curve versus forward current of the STPS6H065 datasheet is calculated between 3 A and 9 A and between 25 °C and 150 °C:

 $V_{t0150^{\circ}C} = 0.85 \text{ V}, \text{ R}_{d150^{\circ}C} = 0.175 \Omega, \alpha V_{t0} = -800 \mu \text{V/}^{\circ}\text{C}, \alpha \text{R}_{d} = 600 \mu \Omega/^{\circ}\text{C}.$ 

So, the "B coefficient" is equal at 0.017 W/°C, and the critical  $R_{th}$ , beyond which the thermal runaway is reached, is  $R_{th} > 59.5$  °C/W.

Considering the R<sub>th(j-a)</sub> of the TO-220 package in air to be around 60 °C/W, the stability condition will not be respected since  $B \cdot R_{th(j-a)} - 1 > 0$  and thus the diode cannot be used without a heatsink for this value of current.

The diode must be mounted on its own heatsink, in choosing the R<sub>th</sub> value checking  $B \cdot R_{th(j-a)} - 1 < 0$  and respecting  $T_j < T_{jmax}$ . In this case of a stable condition,

 $\lim_{t \to \infty} Tj(t) \to - \frac{T_{amb} + A \cdot R_{th}}{B \cdot R_{th} - 1}$ 

if T<sub>j</sub> targeted is 125 °C with  $T_{amb}$  = 40 °C, the heatsink should be chosen for an  $R_{th(j-a)}$  value equal to 7.45 °C/W.

DocID024196 Rev 1



#### 2.2 Thermal runaway risk in transient phase

The thermal runaway phenomenon can easily be observed with the short I<sub>FSM</sub> test waveform by sensing the forward voltage drop. I<sub>FSM</sub> is defined by a sine-wave of 10 ms shown in Figure 7 and is described in the datasheet as the non-repetitive maximum surge forward current.



Figure 7. Thermal runaway phenomenon during an I<sub>FSM</sub>-test waveform

In standard applications, the current waveforms are either shorter or longer and more complex due to the switching frequency. However the I<sub>FSM</sub> parameter stays a reference that reflects the capability of the diode to sustain a surge current.

In an SMPS, during the transient phases such as the start-up phase, a power line drop-out, a lightning surge or a short circuit, experience shows that some high surge current stresses are applied to the diode. Examples are shown in Figure 8.



dSic

Figure 8. Inrush current proportional to dVout/dt during a start-up phase and a

Unlike the regular operating mode, the current stress duration is generally lower than 1 s. In this case a thermal runaway phenomenon can be triggered and the advised limit to avoid the destruction of the diode is the  $T_{jmax}$  given in the datasheet.

The estimation of T<sub>i</sub> during these transient conditions involves the transient thermal impedance:

IdSiC



20 ms Div

#### **Equation 24**

$$\Delta T(t) = P(t) \cdot Zth'(t) = \int_0^t P(t)Zth'(t - \tau)d\tau$$

In most cases, the complexity of the current waveform implies that the above equation is solved with help of an electro-thermal model as shown in *Figure 12*.

To push back the thermal runaway limit and improve the capability of SiC diodes to withstand high current surges, a second generation of SiC diode has been developed by STMicroelectronics using a combination of a Schottky diode and a PN diode. This new technology is usually called Junction Barrier Schottky (JBS).



# 3 New 650 V JBS SiC diodes

# 3.1 Device structure





The 2nd generation SiC device is based on JBS (junction barrier Schottky) concept. At high forward voltage drops, this structure benefits from the injection of minority carriers by the PN junctions inserted within the main Schottky contact. Thus in case of surges current, modulation of resistivity induces a lower V<sub>F</sub> and a smaller increase of T<sub>j</sub>. Moreover, the PN grid supports the decrease the leakage current I<sub>R</sub> and to increase the breakdown voltage V<sub>br</sub> of the device. So, thanks to this new design, the robustness of device is drastically increased compared to standard Schottky diode.

# 3.2 Comparison between first and second generation of SiC diodes

### 3.2.1 Forward voltage comparison

The forward voltage characteristics of the first and the second generation are compared in *Figure 10*. The dotted line network corresponds to the linear characteristics of the pure SiC Schottky diode. The positive thermal coefficient is evident. Those curves highlight the difficulties in characterizing the pure SiC Schottky diode at high current with constant junction temperature due to the overheating linked to the measurement. To limit this thermal effect, the tests are made with a short duration pulse  $t_p = 50 \ \mu s$ . The second generation of SiC diodes also presents a linear characteristic up to a certain level of current. A clamping effect linked to the JBS structure then appears at higher current. This effect happens when



there is a bias of the merged PN junctions, roughly beyond 3 V, 10 A @ 175 °C; 3.5 V, 15 A @ 125 °C; 4 V, 25 A @ 75 °C....



Figure 10. Forward voltage comparison between pure Schottky SiC diode and JBS SiC diode

*Figure 11* shows the characterization of the 2nd generation SiC diode up to 100 A with a pulse duration  $t_p = 1 \ \mu s$ . This network of curves highlights two crossing points. First,  $\alpha V_F$  is negative below 1.5 A, then positive up to around 42 A, then once again negative. When the merged PN junction is biased, at high  $T_j$  (>125 °C) all the curves converge to one straight line giving a forward characteristics almost independent of the temperature.



Figure 11. Forward voltage characteristic of JBS SiC diode up to 100 A with  $t_p = 1 \mu S$ 

DocID024196 Rev 1



The JBS structure clamps the forward voltage at high current and high  $T_j$ . This new technology thus avoids the thermal runaway phenomenon and the  $I_{FSM}$  value can go up to 9 or 10 times the nominal current rating.

### 3.2.2 I<sub>FSM</sub> PSpice simulation: comparison between 1st and 2nd generation

The electro-thermal model simulates the variation of the forward voltage drop during a current spike and gives an estimate of the junction temperature. The electro-thermal model of a 2nd generation 6 A SiC diode is given in *Figure 12*. The model is composed of an electrical model based on the typical forward characteristics shown in *Figure 11* and a thermal model based on the typical transient thermal impedance junction-to-case curve given in the datasheet.





*Figure 13* shows the result of a PSpice simulation for an  $I_{FSM}$  value of 42 A. With such a surge current, thermal instability is reached with the 1st generation device. The forward voltage drop and the junction temperature increase exponentially until the diode is destroyed. With the 2nd generation device, the JBS effect clamps the forward voltage drop and limits the increase of junction temperature.





Figure 13. Result of I<sub>FSM</sub> PSpice simulation: comparison between 6 A / 650 V SiC 2nd generation (STPSC6H065D) and 6 A /600 V SiC 1st generation (STPSC606D)

#### 3.2.3 I<sub>FSM</sub> datasheet comparison between SiC G2 and SiC G1

The non-repetitive  $I_{FSM}$  curves versus pulse duration presented in *Figure 14* come from the datasheet of the STPSC606 and the STPSC6H065. The graph, based on measurements, shows the improvement of the surge current capability with the second generation. Thanks to the JBS structure, the  $I_{FSM}$  values are more than doubled.



Figure 14. Non repetitive  $I_{FSM}$  versus  $t_p$  comparison between 6 A SiC 1st generation and 6 A SiC 2nd generation

DocID024196 Rev 1

Current stresses in the range of tens of microseconds are usually linked to the switching period. Such a surge current can also happen during lightning surge tests. Stresses in the range of tens of milliseconds are usually related to line-dropout tests.

Table 3.  $I_{FSM}$  with  $t_p = 10$  ms and  $T_j = 25^{\circ}C$ : comparison between first and second generation

I <sub>FSM</sub> , sinusoidal, 10 ms, @ 25 °C				
I <sub>F</sub> (A)	4	6	8	10
SiC 1st generation	14	27	30	40
SiC 2nd generation	38	60	75	90

# 3.3 JBS structure trade-off: current surge capability versus Q<sub>rr</sub>

The efficiency of the JBS structure to sustain a current spike is linked to the bias current level of the merged PN junction. This level characterizes "the JBS positioning". Designing the diode with a higher bias current level leads to a higher forward voltage drop, and hence a higher  $T_j$  for the same surge. Likewise, the lower the bias current level, the lower the forward voltage drop at high current. However, the conduction of a PN junction implies some recovery charges ( $Q_{rr}$ ) when the diode switches and turns off. This is linked to the minority carriers' recombination, which does not happen in a conventional SiC Schottky structure. As a consequence, a trade off between  $I_{FSM}$  and  $Q_{rr}$  should be considered.

# 3.3.1 Forward characteristics comparison between ST'S SiC 2nd generation and other JBS designs

*Figure 15* illustrates in dotted lines another dimensioning of the merged PN junction compared with ST's design. The dotted lines present forward voltage drops around 2 volts higher than ST's diode between 30 A and 70 A at 225 °C. On the other hand, this characteristic indicates that the carrier injection phenomenon ( $Q_{rr}$ ) should appear at higher forward current levels.



Figure 15. Forward voltage drop between STPSC6H065D and another JBS structure



The characterization of the recovery charges for a given junction temperature versus the forward current allows the determination of the no recovery charges area.

#### 3.3.2 No recovery charge area

*Figure 16* illustrates the no-recovery-charges area for a 6 A SiC 2nd generation diode in the reference plan of forward current versus junction temperature. ST's STPSC6H065D SiC G2 was designed to be used without any recovery charges up to  $2 \cdot I_{F(AV)}$  at 150 °C or again  $3 \cdot I_{F(AV)}$  at 100°C. The 2 oscilloscope traces illustrate the switch-off behavior of the diodes at  $I_F = 12$  A and  $I_F = 18$  A for  $T_j = 150$  °C. At  $I_F = 12$  A, the behavior at 25°C and 150°C is stable confirming the absence of recovery charges. At  $I_F = 18$  A, recovery charges start to appear between 100 °C and 125 °C and become more significant at 150 °C. The same characterization was made on a sample of diodes featuring another JBS technology (corresponding to the dotted lines in *Figure 15*). This other JBS trade-off presents a larger no-recovery-charge area but compromises on the forward voltage drop, that is higher at high current levels.



Figure 16. Comparison of no recovery charge area between ST's 6 A SiC 2nd generation diode and another JBS technology

In a PFC, the peak current flowing through the diode can be estimated by:

#### Equation 25

 $I_{\text{peakdiode}} = \frac{\sqrt{2} \cdot P_{\text{out}}}{V_{\text{in}(\text{min})_{\text{rms}}} \cdot \eta}$ 

For example, in an 800 W server application with a PFC working at  $V_{in(min)} = 90$  V AC and an efficiency of 90%, the peak current reaches 14 A (it's the same for a 1600 W PFC application working at 180 V AC). In this application the choice of a 6 A SiC G2 working with a T<sub>i</sub> around 125 °C is adapted.



### 3.3.3 PSpice electro-thermal simulation result

The interest of the dimensioning of the ST's JBS structure compared to another JBS positioning can clearly be highlighted with the electro-thermal simulation. *Figure 17* and *Figure 18* present the result of the PSpice simulation respectively for an I<sub>FSM</sub> waveform and a startup phase in a PFC application. The electrical model of the STPSC6H065D is compared to one of the other 6 A JBS technologies coupled with a thermal model similar to the one of the STPSC6H065D.

*Figure 17* shows that the higher values of the forward characteristic of the other JBS technology in *Figure 15* lead to a much higher  $T_j$  (+ 100°C) compared to ST's product during a 42 A I<sub>FSM</sub> spike.







A second electro-thermal simulation was done during an SMPS start-up phase (*Figure 18*). It demonstrates once again the interest of correctly dimensioning the JBS structure.

Figure 18. Electro-thermal simulation of a PFC start-up phase with  $T_j$  comparison



# The lower $T_j$ observed through the electro-thermal simulation on ST's JBS structure contributes to the robustness of the ST's product in the application.



# 4 Efficiency measurement

*Table 4* summarizes the key parameters for the 1st and 2nd generation of SiC diodes. If the JBS structure improves the surge current capability, it degrades somewhat the values of forward voltage drop at low current level.

Table 4. Comparison of key parameters between first generation and second
generation of SiC diodes

Product	V <sub>RRM</sub> (V)	I <sub>FSM</sub> , (A) sinusoidal, 10 ms	V <sub>F</sub> (V) @ 6 A, 25 °C typical / maximum	V <sub>F</sub> (V) @ 6 A, 150 °C typical / maximum
6 A SiC, 1st gen STPSC606D	600	27	1.4 / 1.7	1.6 / 2.1
6 A SiC, 2nd gen STPSC6H065D	650	60	1.5 / TBD	1.9 / TBD

In a typical PFC application, the efficiency will be affected by less than 0.1% between the 1st and 2nd generation.

A first approximation demonstrated by the following equations shows that the efficiency difference in a PFC could be estimated by  $\Delta V_{\text{F}}/V_{\text{OUT}}$ .

#### Equation 26

$$\frac{\mathsf{P}_{\text{cond}}}{\mathsf{P}_{\text{out}}} = \frac{\mathsf{V}_{t0} \cdot \mathsf{I}_{av} + \mathsf{R}_{d} \cdot \mathsf{I}_{rms}^2}{\mathsf{V}_{\text{out}} \cdot \mathsf{I}_{\text{out}}}$$

\_

with

#### **Equation 27**

 $I_{av} = \frac{P_{out}}{V_{out}}$ 

and

**Equation 28** 

$$I_{rms}^{2} = \frac{P_{out}}{V_{inpk} \cdot \eta} \cdot \sqrt{\frac{16 \cdot V_{inpk}}{3 \cdot \pi \cdot V_{out}}}$$

then

#### **Equation 29**

 $\frac{P_{cond}}{P_{out}} = \frac{V_{t0} + k \cdot I_{av} \cdot R_d}{V_{out} \cdot I_{out}} = \frac{V_{F(k \cdot I_{av})}}{V_{out}}$ 

with

Equation 30  

$$k = \frac{V_{out} \cdot 16}{3 \cdot V_{inpk} \cdot \eta^2}$$



## 4.1 dl/dt optimization

The contribution of the SiC diode in the switching cell is essential. Its switching performance leads to new optimizations that can help to go a step forward in increasing the efficiency. It is well known that the MOSFET switching speed (dl/dt) is an important parameter to optimize the efficiency. The dl/dt slope (when the transistor turns on and when the diode turns off) can be easily changed by tuning the value of the gate resistor  $R_{d}$  of the transistor.

*Figure 19* shows, the efficiency drop between SiC diodes and silicon diodes for different dl/dt slopes. This efficiency drop is defined by the total power losses due to the diode divided by  $P_{OUT}$ . The conduction power losses, the switch-off power losses in the diode and the switch-on power losses in the transistor due to the  $Q_{rr}$  of the silicon diodes are taken into account.





With silicon bipolar rectifiers, there is an optimized dl/dt slope to reduce the power losses. When the slope increases, the switching time decreases but the reverse recovery current increases. For low dl/dt values, the impact of the switching time dominates, and for higher dl/dt the impact of  $Q_{rr}$  may become more important. Hence, the switching power losses due to the recovery charges ( $Q_{rr}$ ) decrease with the increase of dl/dt until a certain point from which they start to increase again due to  $Q_{rr}$ . For those silicon diodes, the slope choice must also be made taking into account electromagnetic considerations (EMC) which sometimes impose a limitation of that slope.

With SiC diodes, the power losses continue to decrease whenever dl/dt increases. Being naturally soft (due to capacitive nature of the recovery current), they offer the possibility to switch the transistor more quickly and thus increase the efficiency of the converter.



# 4.2 Example of efficiency measurements

Compared to the conventional ultrafast diode, using SiC diodes we can expect, an efficiency gain of between 1% and 2%.

An example of efficiency measurements in a 480 W PFC at  $V_{IN}$  = 115 V AC is presented in *Figure 20*. The efficiency gain with the SiC diode compared to the conventional 600 V silicon diodes reaches 1.2%.

Figure 20. Typical efficiency measurement in a 480 W PFC at V\_{IN} = 115 V, F\_{sw} = 100 kHz, dI/dt = 600 A/µs





# 5 Conclusion

To keep its leadership in power rectifiers, ST developed a complete portfolio of silicon carbide diodes that are more and more popular in power converters thanks to their very high switching performance.

To help designers in their quest for more current density and helping them to reduce cost, STMicroelectronics developed a second generation of SiC Schottky rectifiers. The design of these new diodes provides increased robustness while not impacting their performance and blocks the effect of the positive thermal coefficient of the silicon carbide material. These new diodes have already proven to be very efficient in high-power SMPS.

To help designers reduce their time to market, STMicroelectronics developed a complete electro-thermal model of the diode. Combined with a model of the electrical circuit in which the SiC rectifier is used, the model can simulate all the worst case conditions of the transient phases of the power-supply. This way, power-supply designers can verify that the diode is completely safe in all conditions.

Supporting a wide range of applications, ST's SiC rectifiers are available in a variety of supported currents and packages, giving more flexibility on the power density/power dissipation trade-off.



# 6 Revision history

Table 5. Document revision history	Table 5.	Document	revision	history
------------------------------------	----------	----------	----------	---------

Date	Revision	Changes
30-May-2013	1	Initial release.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID024196 Rev 1

