BLM7G1822S-40PB; BLM7G1822S-40PBG

LDMOS 2-stage power MMIC

Rev. 2 — 24 March 2014

Product data sheet

1. Product profile

1.1 General description

The BLM7G1822S-40PB(G) is a dual section, 2-stage power MMIC using NXP's state of the art GEN7 LDMOS technology. This multiband device is perfectly suited as general purpose driver or small cell final in the frequency range from 1805 MHz to 2170 MHz. Available in gull wing or straight lead outline.

Table 1. Application performance

Typical RF performance at $T_{case} = 25 \ C$; $I_{Dq1} = 40 \ mA$; $I_{Dq2} = 120 \ mA$. Test signal: 3GPP test model 1; 64 DPCH; PAR = 10 dB at 0.01% probability on CCDF; per section unless otherwise specified in a class-AB production circuit.

Test signal	f	V _{DS}	P _{L(AV)}	G _p	η _D	ACPR _{5M}
	(MHz)	(V)	(W)	(dB)	(%)	(dBc)
single carrier W-CDMA	2167.5	28	4	31.5	25	-38.5

1.2 Features and benefits

- Designed for broadband operation (frequency 1805 MHz to 2170 MHz)
- High section-to-section isolation enabling multiple combinations
- Integrated temperature compensated bias
- Biasing of individual stages is externally accessible
- Integrated ESD protection
- Excellent thermal stability
- High power gain
- On-chip matching for ease of use
- Compliant to Directive 2002/95/EC, regarding restriction of hazardous substances (RoHS)

1.3 Applications


- RF power MMIC for W-CDMA base stations in the 1805 MHz to 2170 MHz frequency range. Possible circuit topologies are the following as also depicted in <u>Section 8.1</u>:
 - Dual section or single ended
 - Doherty
 - Quadrature combined
 - Push-pull



LDMOS 2-stage power MMIC

2. Pinning information

2.1 Pinning



2.2 Pin description

Table 2. Pin description

Symbol	Pin	Description
V _{DS(A1)}	1	drain-source voltage of stage A1
V _{GS(A2)}	2	gate-source voltage of stage A2
V _{GS(A1)}	3	gate-source voltage of stage A1
RF_IN_A	4	RF input section A
n.c.	5	not connected
n.c.	6	not connected
n.c.	7	not connected
n.c.	8	not connected
n.c.	9	not connected
n.c.	10	not connected
RF_IN_B	11	RF input section B
V _{GS(B1)}	12	gate-source voltage of stage B1
V _{GS(B2)}	13	gate-source voltage of stage B2
V _{DS(B1)}	14	drain-source voltage of stage B1

NXP Semiconductors

BLM7G1822S-40PB(G)

LDMOS 2-stage power MMIC


Table 2. Pin descriptioncontinued										
Symbol	Pin	Description								
RF_OUT_B/V _{DS(B2)}	15	RF output section B / drain-source voltage of stage B2								
RF_OUT_A/V _{DS(A2)}	16	RF output section A / drain-source voltage of stage A2								
GND	flange	RF ground								

3. Ordering information

Table 3. Or	dering information
-------------	--------------------

Type number	Package	ickage							
	Name	ne Description							
BLM7G1822S-40PB	HSOP16F	plastic, heatsink small outline package; 16 leads (flat)	SOT1211-1						
BLM7G1822S-40PBG	HSOP16	plastic, heatsink small outline package; 16 leads	SOT1212-1						

4. Block diagram



5. Limiting values

Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{DS}	drain-source voltage		-	65	V
V _{GS}	gate-source voltage		-0.5	+13	V
T _{stg}	storage temperature		-65	+150	°C
Tj	junction temperature	[1]	-	225	°C
T _{case}	case temperature		-	150	°C

[1] Continuous use at maximum temperature will affect the reliability. For details refer to the online MTF calculator.

6. Thermal characteristics

Table 5.Thermal characteristics

Measured for total device.

Symbol	Parameter	Conditions	Value	Unit
R _{th(j-c)}	thermal resistance from junction to case	final stage; $T_{case} = 90 \text{ °C}$; $P_L = 2.52 \text{ W}$ [1]	1.2	K/W
		driver stage; $T_{case} = 90 \text{ °C}$; $P_L = 2.52 \text{ W}$ [1]	3.8	K/W

[1] When operated with a CW signal.

7. Characteristics

Table 6. DC characteristics

 $T_{case} = 25 \ ^{\circ}C$; per section unless otherwise specified.

Parameter	Conditions		Min	Тур	Max	Unit
e						
drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; \text{ I}_{D} = 0.302 \text{ mA}$		65	-	-	V
gate-source threshold voltage	V_{DS} = 10 V; I _D = 30.2 mA		1.4	1.8	2.4	V
gate-source quiescent voltage	V _{DS} = 28 V; I _D = 120 mA		1.55	1.9	2.35	V
	$V_{DS} = 28 \text{ V}; \text{ I}_{D} = 120 \text{ mA}$	<u>[1]</u>	1.9	2.3	2.9	V
drain leakage current	$V_{GS} = 0 V; V_{DS} = 28 V$		-	-	1.4	μA
drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V}; V_{DS} = 10 \text{ V}$		-	5.4	-	А
gate leakage current	$V_{GS} = 1.0 \text{ V}; V_{DS} = 0 \text{ V}$		-	-	140	nA
ge						
drain-source breakdown voltage	$V_{GS} = 0 \text{ V}; \text{ I}_{D} = 0.058 \text{ mA}$		65	-	-	V
gate-source threshold voltage	$V_{DS} = 10 \text{ V}; \text{ I}_{D} = 5.8 \text{ mA}$		1.4	1.8	2.4	V
gate-source quiescent voltage	V _{DS} = 28 V; I _D = 40 mA		1.65	2	2.45	V
	$V_{DS} = 28 \text{ V}; \text{ I}_{D} = 40 \text{ mA}$	[2]	1.9	2.4	2.9	V
drain leakage current	$V_{GS} = 0 V; V_{DS} = 28 V$		-	-	1.4	μA
drain cut-off current	$V_{GS} = V_{GS(th)} + 3.75 \text{ V}; V_{DS} = 10 \text{ V}$		-	1.04	-	А
gate leakage current	$V_{GS} = 1.0 \text{ V}; V_{DS} = 0 \text{ V}$		-	-	140	nA
	e drain-source breakdown voltage gate-source threshold voltage gate-source quiescent voltage drain leakage current drain cut-off current gate leakage current ge drain-source breakdown voltage gate-source threshold voltage gate-source quiescent voltage drain leakage current drain cut-off current	edrain-source breakdown voltage $V_{GS} = 0 \text{ V}; \text{ I}_D = 0.302 \text{ mA}$ gate-source threshold voltage $V_{DS} = 10 \text{ V}; \text{ I}_D = 30.2 \text{ mA}$ gate-source quiescent voltage $V_{DS} = 28 \text{ V}; \text{ I}_D = 120 \text{ mA}$ drain leakage current $V_{GS} = 0 \text{ V}; \text{ V}_{DS} = 28 \text{ V}$ drain cut-off current $V_{GS} = 0 \text{ V}; \text{ V}_{DS} = 28 \text{ V}$ gate leakage current $V_{GS} = 1.0 \text{ V}; \text{ V}_{DS} = 10 \text{ V}$ gategate leakage current $V_{GS} = 1.0 \text{ V}; \text{ V}_{DS} = 0 \text{ V}$ gedrain-source breakdown voltage $V_{GS} = 0 \text{ V}; \text{ I}_D = 0.058 \text{ mA}$ gate-source quiescent voltage $V_{DS} = 28 \text{ V}; \text{ I}_D = 40 \text{ mA}$ $V_{DS} = 28 \text{ V}; \text{ I}_D = 40 \text{ mA}$ $V_{GS} = 0 \text{ V}; \text{ V}_{DS} = 28 \text{ V}$ drain leakage current $V_{GS} = 0 \text{ V}; \text{ V}_{DS} = 28 \text{ V}$ drain cut-off current $V_{GS} = 0 \text{ V}; \text{ V}_{DS} = 28 \text{ V}$	edrain-source breakdown voltage $V_{GS} = 0 \text{ V}; I_D = 0.302 \text{ mA}$ gate-source threshold voltage $V_{DS} = 10 \text{ V}; I_D = 30.2 \text{ mA}$ gate-source quiescent voltage $V_{DS} = 28 \text{ V}; I_D = 120 \text{ mA}$ $V_{DS} = 28 \text{ V}; I_D = 120 \text{ mA}$ $V_{DS} = 28 \text{ V}; I_D = 120 \text{ mA}$ drain leakage current $V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$ drain cut-off current $V_{GS} = 0 \text{ V}; V_{DS} = 10 \text{ V}$ gate leakage current $V_{GS} = 1.0 \text{ V}; V_{DS} = 0 \text{ V}$ gedrain-source breakdown voltage $V_{GS} = 0 \text{ V}; I_D = 0.058 \text{ mA}$ gate-source threshold voltage $V_{DS} = 28 \text{ V}; I_D = 40 \text{ mA}$ gate-source quiescent voltage $V_{DS} = 28 \text{ V}; I_D = 40 \text{ mA}$ drain leakage current $V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$ drain leakage current $V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$ drain leakage current $V_{GS} = 0 \text{ V}; V_{DS} = 28 \text{ V}$ drain leakage current $V_{GS} = 0 \text{ V}; V_{DS} = 10 \text{ V}$	eVGS = 0 V; ID = 0.302 mA65gate-source threshold voltage $V_{DS} = 10 V; ID = 30.2 mA$ 1.4gate-source quiescent voltage $V_{DS} = 28 V; ID = 30.2 mA$ 1.4gate-source quiescent voltage $V_{DS} = 28 V; ID = 120 mA$ 1.55 $V_{DS} = 28 V; ID = 120 mA$ [1]1.9drain leakage current $V_{GS} = 0 V; V_{DS} = 28 V$ -drain cut-off current $V_{GS} = 0 V; V_{DS} = 28 V$ -gate leakage current $V_{GS} = 1.0 V; V_{DS} = 0 V$ -ge $V_{GS} = 1.0 V; V_{DS} = 0 V$ -drain-source breakdown voltage $V_{GS} = 0 V; ID = 0.058 mA$ 65gate-source threshold voltage $V_{DS} = 28 V; ID = 40 mA$ 1.65 $V_{DS} = 28 V; ID = 40 mA$ 1.65 $V_{DS} = 28 V; ID = 40 mA$ 1.65 $V_{DS} = 28 V; ID = 40 mA$ [2]1.9drain leakage current $V_{GS} = 0 V; V_{DS} = 28 V$ -drain leakage current $V_{GS} = 0 V; V_{DS} = 28 V$ -	e 65 drain-source breakdown voltage $V_{GS} = 0 \text{ V}; \text{ I}_D = 0.302 \text{ mA}$ 65 - gate-source threshold voltage $V_{DS} = 10 \text{ V}; \text{ I}_D = 30.2 \text{ mA}$ 1.4 1.8 gate-source quiescent voltage $V_{DS} = 28 \text{ V}; \text{ I}_D = 120 \text{ mA}$ 1.55 1.9 $V_{DS} = 28 \text{ V}; \text{ I}_D = 120 \text{ mA}$ 11 1.9 2.3 drain leakage current $V_{GS} = 0 \text{ V}; \text{ V}_{DS} = 28 \text{ V}$ - - drain cut-off current $V_{GS} = 10 \text{ V}; \text{ V}_{DS} = 10 \text{ V}$ - 5.4 gate leakage current $V_{GS} = 1.0 \text{ V}; \text{ V}_{DS} = 0 \text{ V}$ - - get drain-source breakdown voltage $V_{GS} = 0 \text{ V}; \text{ I}_D = 0.058 \text{ mA}$ 65 - gate-source threshold voltage $V_{DS} = 28 \text{ V}; \text{ I}_D = 40 \text{ mA}$ 1.4 1.8 gate-source quiescent voltage $V_{DS} = 28 \text{ V}; \text{ I}_D = 40 \text{ mA}$ 1.65 2 $V_{DS} = 28 \text{ V}; \text{ I}_D = 40 \text{ mA}$ 1.65 2 2.4 4rain leakage current $V_{GS} = 0 \text{ V}; \text{ V}_{DS} = 28 \text{ V}$ - - - drain leakage current $V_{GS} = 0 \text{ V}; \text{ V}_{DS} = 28 \text{ V}$ - - -	e orgeters orgeters drain-source breakdown voltage $V_{GS} = 0 V$; $I_D = 0.302 \text{ mA}$ 65 - gate-source threshold voltage $V_{DS} = 10 V$; $I_D = 30.2 \text{ mA}$ 1.4 1.8 2.4 gate-source quiescent voltage $V_{DS} = 28 V$; $I_D = 120 \text{ mA}$ 1.55 1.9 2.35 $V_{DS} = 28 V$; $I_D = 120 \text{ mA}$ 11 1.9 2.3 2.9 drain leakage current $V_{GS} = 0 V$; $V_{DS} = 28 V$ - - 1.4 drain cut-off current $V_{GS} = 0 V$; $V_{DS} = 28 V$ - - 1.4 gate leakage current $V_{GS} = 1.0 V$; $V_{DS} = 0 V$ - 5.4 - gate leakage current $V_{GS} = 0 V$; $I_D = 0.058 \text{ mA}$ 65 - - gate-source breakdown voltage $V_{GS} = 0 V$; $I_D = 5.8 \text{ mA}$ 1.4 1.8 2.4 gate-source threshold voltage $V_{DS} = 28 V$; $I_D = 40 \text{ mA}$ 1.65 2 2.45 $V_{DS} = 28 V$; $I_D = 40 \text{ mA}$ 1.65 2 2.45 2.9 1.4 1.4 1.4 1.4 drain leakage current $V_{GS} = 0 V$; $V_{DS} = 28 V$ -

[1] In production circuit with 825 Ω gate feed resistor.

[2] In production circuit with 850 Ω gate feed resistor.

Table 7. RF Characteristics

Typical RF performance at $T_{case} = 25 \ C$; $V_{DS} = 28 \ V$; $I_{Dq1} = 40 \ mA$; $I_{Dq2} = 120 \ mA$; $P_{L(AV)} = 4 \ W$. Per section unless otherwise specified, measured in a NXP wideband $f = 1807.5 \ MHz$ to 2167.5 MHz production circuit.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
Test signa	al: single carrier W-CDMA [1]		I			
G _p	power gain	f = 1807.5 MHz	-	31	-	dB
		f = 2167.5 MHz	30	31.5	33	dB
η _D	drain efficiency	f = 1807.5 MHz	-	24.5	-	%
		f = 2167.5 MHz	22	25	-	%
RL _{in}	input return loss	f = 2167.5 MHz	-	-15	-10	dB
ACPR _{5M}	adjacent channel power ratio (5 MHz)	f = 1807.5 MHz	-	-40.5	-	dBc
		f = 2167.5 MHz	-	-38.5	-36.5	dBc
PARO	output peak-to-average ratio	f = 1807.5 MHz	-	8	-	dB
		f = 2167.5 MHz	7.2	7.7	-	dB
$\Delta I_{Dq} / \Delta T$	quiescent drain current variation with	$T = -40 \ ^{\circ}C \ to \ +85 \ ^{\circ}C$				
	temperature	final stage I_{Dq} ; gate feed resistor = 825 Ω	-	±1	-	%
		driver stage I_{Dq} ; gate feed resistor = 850 Ω	-	±1	-	%
Test signa	al: CW [2]			-	-	
$\Delta \phi_{s21}$	phase response difference	between sections	-10	-	+10	deg
$\Delta \mathbf{S}_{21} ^2$	insertion power gain difference	between sections	-0.5	-	+0.5	dB

[1] 3GPP test model 1; 64 DPCH; PAR = 10 dB at 0.01% probability on CCDF.

[2] f = 2170 MHz.

8. Application information

Table 8. Typical performance


Test signal: 1-tone CW; RF performance at $T_{case} = 25 \text{ °C}$; $V_{DS} = 28 \text{ V}$; $I_{Dq1} = 80 \text{ mA}$ (both sections); $I_{Dq2} = 240 \text{ mA}$ (both sections) unless otherwise specified, measured in a NXP wideband f = 1805 MHz to 2170 MHz class AB application circuit.


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
P _{L(1dB)}	output power at 1 dB gain compression	f = 1960 MHz	-	45.1	-	W
η_D	drain efficiency	at P _{L(1dB)} ; f = 1960 MHz	-	53.3	-	%
G _p	power gain	P _{L(AV)} = 4 W; f = 1960 MHz	-	31.6	-	dB
B _{video}	video bandwidth	2-tone CW; $P_{L(AV)} = 4$ W; f = 1960 MHz	-	140	-	MHz
G _{flat}	gain flatness	$P_{L(AV)} = 4 W$	-	0.2	-	dB
$\Delta G / \Delta T$	gain variation with temperature	f = 1960 MHz	-	0.03	-	dB/°C
S ₁₂ ²	isolation	between sections A and B; $P_{L(AV)} = 4$ W; f = 1960 MHz	-	27.8	-	dB
К	Rollett stability factor	T = $-40 ^{\circ}$ C; f = 0.1 GHz to 3 GHz	-	>1	-	

NXP Semiconductors

BLM7G1822S-40PB(G)

LDMOS 2-stage power MMIC






NXP Semiconductors


M7G1822S-40PB(G)


7 of 19

LDMOS 2-stage power MMIC


8.1 Possible circuit topologies







LDMOS 2-stage power MMIC



8.2 Ruggedness in class-AB operation

The BLM7G1822S-40PB and BLM7G1822S-40PBG are capable of withstanding a load mismatch corresponding to VSWR = 10 : 1 through all phases under the following conditions: $V_{DS} = 28 \text{ V}$; $I_{Dq1} = 80 \text{ mA}$; $I_{Dq2} = 240 \text{ mA}$; $P_i = 16 \text{ dBm}$ (CW); f = 2140 MHz.

8.3 Impedance information

Table 9. Typical impedance tuned for maximum output power

Measured load-pull data per section; test signal: pulsed CW; $T_{case} = 25 \text{ °C}$; $V_{DS} = 28 \text{ V}$; $I_{Dq1} = 40 \text{ mA}$; $I_{Dq2} = 110 \text{ mA}$; $t_p = 100 \mu s$; $\delta = 10 \%$; $Z_S = 50 \Omega$. Typical values unless otherwise specified.

	at 1dB gain compression point						at 3dB gain compression point					
f	ZL	G _{p(max)}	PL	໗ _{add}	AM-PM conversion	ZL	G _{p(max)}	PL	η _{add}	AM-PM conversion		
(MHz)	(Ω)	(dB)	(W)	(%)	(deg)	(Ω)	(dB)	(W)	(%)	(deg)		
BLM7G	1822S-40PB								L			
1805	7.2 – j9.2	32.2	45	48.3	1.7	7.7 – j10.6	32.2	45.8	51	0.3		
1842.5	7.2 – j9.2	32.3	45	49	2.3	7.8 – j10.6	32.3	45.8	51.8	0.9		
1880	7.2 – j9.2	32.4	44.9	49.9	2.7	7.7 – j10.6	32.3	45.8	52.1	1.4		
1930	7.3 – j9.2	32.5	44.9	50.5	1.8	6.7 – j10.8	32	45.7	48.8	0.3		
1960	7.2 – j9.2	32.7	45	50.8	3.3	7.8 – j10.6	32.6	45.7	51.4	1.6		
1990	7.2 – j9.2	32.8	45	51	3.3	6.3 – j9.5	32.5	45.7	49.1	0.5		
2110	6.3 – j9.5	33	45.2	50.7	2.2	6.3 – j9.5	33	45.8	51.4	-4		
2140	6.3 – j9.5	33	45.1	50.7	1.2	6.3 – j9.5	33	45.7	51.8	-5.9		
2170	6.3 – j9.5	33	45.1	51.3	0.3	6.8 – j10.8	32.8	45.6	50.1	-7.5		
BLM7G	1822S-40PBG				<u>.</u>							
1805	8.7 – j11.9	32.1	45	50.8	-0.2	8.0 – j13.4	31.8	45.8	50.3	-1.7		
1842.5	8.7 – j11.8	32.3	45	50.6	0.4	8.0 – j13.4	31.9	45.8	49.2	-1		
1880	7.5 – j12.0	32.1	45	48.6	1.4	8.0 – j13.4	32.1	45.8	50	-0.3		
1930	8.0 – j13.4	32.1	45	48.7	1.6	8.0 – j13.4	32.1	45.8	50.3	-0.6		
1960	7.5 – j12.1	32.5	45	49.5	1.7	8.0 – j13.4	32.4	45.7	49.9	-0.4		

BLM7G1822S-40PB_S-40PBG

All information provided in this document is subject to legal disclaimers.

$t_p = 100$	$_{\rm p}$ = 100 µs; δ = 10 %; Z _S = 50 Ω . Typical values unless otherwise specified.											
	at 1dB gain	compress	ion poi	nt		at 3dB gain	compress	ion poi	nt			
f	ZL	G _{p(max)}	PL	ຖ _{add}	AM-PM conversion	ZL	G _{p(max)}	PL	ຖ _{add}	AM-PM conversion		
(MHz)	(Ω)	(dB)	(W)	(%)	(deg)	(Ω)	(dB)	(W)	(%)	(deg)		
1990	8.0 – j13.3	32.6	45	49	2.4	7.7 – j15.2	32.2	45.7	47	-0.7		
2110	8.1 – j13.4	33	45.2	51	0.8	8.1 – j13.4	33	45.8	52.1	-6.1		
2140	6.5 – j12.8	32.7	45.1	49.9	-0.8	6.5 – j12.8	32.7	45.7	50.8	-8.9		
2170	7.0 – j14.1	32.4	45.1	48.3	-1.5	7.0 – j14.1	32.4	45.6	49.1	-10		

Table 9. Typical impedance tuned for maximum output power ...continued


Measured load-pull data per section; test signal: pulsed CW; $T_{case} = 25 \text{ °C}$; $V_{DS} = 28 \text{ V}$; $I_{Dq1} = 40 \text{ mA}$; $I_{Dq2} = 110 \text{ mA}$; $t_p = 100 \mu s$; $\delta = 10 \%$; $Z_S = 50 \Omega$. Typical values unless otherwise specified.

Table 10. Typical impedance tuned for maximum power added efficiency

Measured load-pull data per section; test signal: pulsed CW; $T_{case} = 25 \ ^{\circ}C$; $V_{DS} = 28 \ V$; $I_{Dq1} = 40 \ mA$; $I_{Dq2} = 110 \ mA$; $t_p = 100 \ \mu$ s; $\delta = 10 \ \%$; $Z_S = 50 \ \Omega$. Typical values unless otherwise specified.

	at 1dB gain compression point					at 3dB gain compression point				
f	ZL	G _{p(max)}	PL	η _{add}	AM-PM conversion	ZL	G _{p(max)}	PL	η _{add}	AM-PM conversion
(MHz)	(Ω)	(dB)	(W)	(%)	(deg)	(Ω)	(dB)	(W)	(%)	(deg)
BLM7G1	822S-40PB								L	1
1805	18.0 – j7.9	33.4	43.1	57.8	-0.6	16.7 – j4.2	33.5	43.9	58.8	-4.9
1842.5	16.6 – j4.0	33.5	43	58	-1.1	16.2 – j5.6	33.4	44	58.5	-3
1880	14.2 – j5.6	33.4	43.6	57.9	0.4	12.2 – j4.6	33.4	44.5	58.4	-2.8
1930	11.6 – j3.4	33.5	43.4	57.5	-1.6	11.6 – j3.4	33.5	44.1	57.7	-4.3
1960	9.9 – j4.4	33.6	43.9	57.5	0.3	9.9 – j4.4	33.6	44.6	57.6	-2.3
1990	10.8 – j3.1	33.7	43.4	57.4	0.2	8.6 – j4.3	33.6	44.6	57	-3.1
2110	7.3 – j4.8	33.8	43.9	57.5	-0.2	7.3 – j4.8	33.8	44.6	56.4	-4.4
2140	7.3 – j4.8	33.8	43.9	57.5	-0.5	7.3 – j4.8	33.8	44.5	56.2	-5.4
2170	7.0 – j6.3	33.6	44.3	57.2	-0.3	7.0 – j6.3	33.6	44.9	56.5	-7
BLM7G1	822S-40PBG								L	1
1805	18.8 – j9.7	33	43.2	57.4	-2.4	14.8 – j8.7	33	44.6	58.1	-5.5
1842.5	16.9 – j6.3	33.2	43.2	57.4	-2.7	16.3 – j4.3	33.3	44.7	57.5	-7.4
1880	15.3 – j5.5	33.3	43.2	57.2	-1.9	12.7 – j7.1	33.2	44.5	57.3	-4.3
1930	12.8 – j7.3	33.2	43.7	56.7	-0.9	12.8 – j7.3	33.2	44.4	56.3	-3.4
1960	11.1 – j6.8	33.5	43.8	56.5	-1	11.1 – j6.8	33.5	44.5	56.1	-3.6
1990	9.6 – j6.5	33.5	43.7	56.3	-0.9	9.0 – j7.7	33.4	44.8	55.9	-3.4
2110	9.0 – j7.7	33.7	44	57.1	-0.4	7.6 – j8.0	33.6	44.7	56.1	-6.7
2140	8.1 – j6.7	33.6	43.5	56.9	-1.6	7.6 – j8.0	33.5	44.5	55.7	-7.7
2170	6.4 – j7.7	33.3	43.6	57.2	-3	8.6 – j9.0	33.3	44.8	55.8	-7.8

LDMOS 2-stage power MMIC




8.4 Graphs

NXP Semiconductors

BLM7G1822S-40PB(G)

LDMOS 2-stage power MMIC



BLM7G1822S-40PB_S-40PBG

LDMOS 2-stage power MMIC

9. Package outline




Fig 16. Package outline SOT1211-1 (HSOP16F)

BLM7G1822S-40PB_S-40PBG
Product data sheet

LDMOS 2-stage power MMIC




Fig 17. Package outline SOT1212-1 (HSOP16)

BLM7G1822S-40PB_S-40PBG
Product data sheet

10. Handling information

CAUTION



This device is sensitive to ElectroStatic Discharge (ESD). Observe precautions for handling electrostatic sensitive devices.

Such precautions are described in the ANSI/ESD S20.20, IEC/ST 61340-5, JESD625-A or equivalent standards.

11. Abbreviations

Table 11. Abbreviations				
Acronym	Description			
AM	Amplitude Modulation			
3GPP	3rd Generation Partnership Project			
CCDF	Complementary Cumulative Distribution Function			
CW	Continuous Wave			
DPCH	Dedicated Physical CHannel			
ESD	ElectroStatic Discharge			
GEN7	Seventh Generation			
LDMOS	Laterally Diffused Metal Oxide Semiconductor			
MMIC	Monolithic Microwave Integrated Circuit			
MTF	Median Time to Failure			
PAR	Peak-to-Average Ratio			
PM	Phase Modulation			
VSWR	Voltage Standing-Wave Ratio			
W-CDMA	Wideband Code Division Multiple Access			

12. Revision history

Table 12	2. Rev	ision h	nistory
----------	--------	---------	---------

Document ID	Release date	Data sheet status	Change notice	Supersedes
BLM7G1822S-40PB_S-40PBG v.2	20140324	Product data sheet	-	BLM7G1822S-40PB_ S-40PBG v.1
Modifications:	 Section 1.2 Table 2 on Table 4 on Table 5 on Table 6 on Table 7 on Figure 3 or Figure 4 or Section 8.2 Section 8.3 Section 8.4 	page 1: several updates h con page 1: the term "path page 2: the term "path" ha page 2: the table note has page 4: several updates h page 4: several updates h page 5: several updates h page 6: the figure has be page 7: the figure has be con page 9: the section ha con page 11: the section ha	" has been replac s been replaced w been updated ave been made ave been made ave been made en added en added s been added as been added as been added	vith "section:"
BLM7G1822S-40PB_S-40PBG v.1	20131009	Dependent of the several updates Objective data sheet	-	-

16 of 19

13. Legal information

13.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

13.2 Definitions

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

13.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

LDMOS 2-stage power MMIC

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond

NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

13.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

14. Contact information

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

LDMOS 2-stage power MMIC

15. Contents

1	Product profile 1
1.1	General description 1
1.2	Features and benefits 1
1.3	Applications 1
2	Pinning information 2
2.1	Pinning 2
2.2	Pin description 2
3	Ordering information 3
4	Block diagram 3
5	Limiting values 3
6	Thermal characteristics 4
7	Characteristics 4
8	Application information 5
8.1	Possible circuit topologies 8
8.2	Ruggedness in class-AB operation
8.3	Impedance information 9
8.4	Graphs 11
9	Package outline 13
10	Handling information 15
11	Abbreviations 15
12	Revision history 16
13	Legal information 17
13.1	Data sheet status 17
13.2	Definitions 17
13.3	Disclaimers
13.4	Trademarks 18
14	Contact information 18
15	Contents 19

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP Semiconductors N.V. 2014.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 24 March 2014 Document identifier: BLM7G1822S-40PB_S-40PBG